Senior Silicon Engineer, HBM Memory Subsystem Design, Integration and Validation
Google · Bangalore
Collected role description
Role overview
Senior Silicon Engineer, HBM Memory Subsystem Design, Integration and Validation at Google
Required qualifications
- Minimum qualification: Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.; 10 years of experience in memory subsystem design, integration or verification.; Experience with DRAM protocols (HBM2e/HBM3/HBM4 or DDR/LPDDR4x/5/5X) including Joint Electron Device Engineering Council (JEDEC) timing, refresh and training sequences.; Experience with the DFI controller-to-PHY interface, leading a feature or IP block, and mentoring engineers.; Experience in SystemVerilog RTL, simulation and debug flows.
Preferred qualifications and skills
- Preferred qualification: Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.; Experience delivering configurable, reusable IP-parameterization, release packaging, integration guides and customer-facing documentation.; Experience integrating third-party controller and PHY IP (Rambus, Cadence/Synopsys class) into production silicon.; Experience with SECDED per pseudo-channel, Reed–Solomon symbol correction, error queues, lane/row repair, address-folded CRC.; Experience with UVM methodology and emulation-based pre-silicon validation, and familiarity with memory telemetry and Silicon Lifecycle Management (SLM) — per-pseudo-channel counters, link availability, continuous eye-opening monitors.
Employment details
- Location: Bengaluru [Karnataka] [India]
Application details
- Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy .
About the employer
- Google is proud to be an equal opportunity and affirmative action employer.
- Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
- Please do not forward resumes to our jobs alias, Google employees, or any other organization location.
Additional role details
- We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law.
- See also Google's EEO Policy , Know your rights: workplace discrimination is illegal , Belonging at Google , and How we hire .
- If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form .
- To all recruitment agencies: Google does not accept agency resumes.
- Google is not responsible for any fees related to unsolicited resumes.
- Equity is granted exclusively and discretionarily by Alphabet Inc. on the basis of an agreement concluded between you and Alphabet Inc.
- Alphabet Inc. is your sole contractual partner with respect to equity grants.
- GSU grants are not guaranteed, are discretionary, are subject to approval by the Alphabet Inc. board of directors or its delegate, the terms of the relevant Alphabet Inc. stock plan, and your grant agreement.
- They have no impact on statutory payments.
- Current or past grants do not confer an acquired right.
Collected minimum qualification
Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.; 10 years of experience in memory subsystem design, integration or verification.; Experience with DRAM protocols (HBM2e/HBM3/HBM4 or DDR/LPDDR4x/5/5X) including Joint Electron Device Engineering Council (JEDEC) timing, refresh and training sequences.; Experience with the DFI controller-to-PHY interface, leading a feature or IP block, and mentoring engineers.; Experience in SystemVerilog RTL, simulation and debug flows.
Collected preferred qualification
Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.; Experience delivering configurable, reusable IP-parameterization, release packaging, integration guides and customer-facing documentation.; Experience integrating third-party controller and PHY IP (Rambus, Cadence/Synopsys class) into production silicon.; Experience with SECDED per pseudo-channel, Reed–Solomon symbol correction, error queues, lane/row repair, address-folded CRC.; Experience with UVM methodology and emulation-based pre-silicon validation, and familiarity with memory telemetry and Silicon Lifecycle Management (SLM) — per-pseudo-channel counters, link availability, continuous eye-opening monitors.
Collected experience requirement
10 years of experience in memory subsystem design, integration or verification.