Sr. Silicon Design Engineer

AMD · Bangalore

Apply on employer website

Collected role description

Role overview

Sr. Silicon Design Engineer at AMD

Develop synthesizable RTL for IP cores targeting advanced technology nodes

THE ROLE:

Responsibilities

Utilize modern AI tools to achieve a high level of RTL design productivity through code generation, refactoring, documentation, and debug
Collaborate directly with IP Architecture, IP Verification, and SoC integration teams
Contribute to design specifications for IP cores
Resolve IP simulation regression failures through close collaboration with IP Verification Team and work with Verification Team members to ensure achievement of verification quality metrics
Work with SoC team and Physical Design (PD) team to meet Power/Performance/Area goals by providing synthesis and timing closure support
Support the activities of the Emulation Team
Coach and mentor less experienced designers
Attend and contribute to regular technical status meetings

Required qualifications

Minimum qualification: Benefits offered are described: AMD benefits at a glance . AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available here. This posting is for an existing vacancy.

Preferred qualifications and skills

6+ Years experience in RTL (Verilog / System Verilog) ASIC design experience through implementations targeting leading edge ASIC technologies
Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure
Experience driving AI-powered tools (VS Code, GitHub Copilot, Cursor) that integrate LLMs (Claude, Codex/GPT) for RTL design
Experience executing design checks such as lint, CDC, and LEC using industry standard ASIC tools
Skilled in simulation and debugging with functional verification tools from Synopsys, Cadence, and/or Siemens (Mentor) including Gate-level simulations
Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)
Experience in modern, complex networking architecture and digital design in general
Experience with networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications
Familiarity with encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems
Proficient with workplace AI tools (Microsoft M365 Copilot, ChatGPT, Atlassian Rovo)
Proficient with scripting languages such as Python, Perl, TCL, Makefile, and csh/bash
ACADEMIC CREDENTIALS:
Bachelors or Masters degree in computer engineering/Electrical Engineering
#LI-DB2
Benefits offered are described: AMD benefits at a glance .
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services.
AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.
We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.
AMD’s “Responsible AI Policy” is available here.
This posting is for an existing vacancy.

Employment details

Location: Bangalore [India]

About the employer

At AMD, we believe technology has the power to solve the world’s most important challenges.
Our intellectual property (IP) design team creates IP cores for use in high performance AMD products.

Benefits

From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Additional role details

ADVANCE YOUR CAREER.
ADVANCE THE WORLD.
Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward.
Join us and, together, we’ll advance your career.
SE NIOR SILICON DESIGN ENGINEER
We are looking for a talented individual to join our team in an RTL design role.
Our designers work on industry-leading technologies for communications.
Your expertise will be deployed in ASIC projects targeting networking, security, storage, and other applications.
THE PERSON:
You are very proficient in Verilog RTL coding, and front-end design flows.
You have experience with data networking and communications protocols, ASIC architecture and RTL design, and EDA design processes.
You have demonstrated your technical skill through prior experience delivering ASIC and/or FPGA solutions to the market, and leverage this experience to design and code innovative, high quality IP products.
You are a team player who has excellent written and verbal communication skills with experience collaborating across multiple design sites and time zones.
You have strong analytical and problem-solving skills and enjoy tackling new challenges.
You are a self-starter with a desire to learn and an ability to solve complex, novel, and non-recurring problems.
You pay attention to details.
You enjoy working amongst a multi-disciplinary team of professionals with diverse skills and experiences to complete projects in an efficient manner.

Collected minimum qualification

Benefits offered are described:  <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.

Collected preferred qualification

SENIOR SILICON DESIGN ENGINEER  <span style="margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}"> THE ROLE: We are looking for a talented individual to join our team in an RTL design role. Our intellectual property (IP) design team creates IP cores for use in high performance AMD products. Our designers work on industry-leading technologies for communications. Your expertise will be deployed in ASIC projects targeting networking, security, storage, and other applications.     THE PERSON:  You are very proficient in Verilog RTL coding, and front-end design flows. You have experience with data networking and communications protocols, ASIC architecture and RTL design, and EDA design processes. You have demonstrated your technical skill through prior experience delivering ASIC and/or FPGA solutions to the market, and leverage this experience to design and code innovative, high quality IP products.You are a team player who has excellent written and verbal communication skills with experience collaborating across multiple design sites and time zones. You have strong analytical and problem-solving skills and enjoy tackling new challenges. You are a self-starter with a desire to learn and an ability to solve complex, novel, and non-recurring problems. You pay attention to details. You enjoy working amongst a multi-disciplinary team of professionals with diverse skills and experiences to complete projects in an efficient manner.   KEY RESPONSIBILITIES:  <ul style="margin-top: 0in;"><li>Develop synthesizable RTL for IP cores targeting advanced technology nodes</li><li>Utilize modern AI tools to achieve a high level of RTL design productivity through code generation, refactoring, documentation, and debug</li><li>Collaborate directly with IP Architecture, IP Verification, and SoC integration teams</li><li>Contribute to design specifications for IP cores</li><li>Resolve IP simulation regression failures through close collaboration with IP Verification Team and work with Verification Team members to ensure achievement of verification quality metrics</li><li>Work with SoC team and Physical Design (PD) team to meet Power/Performance/Area goals by providing synthesis and timing closure support</li><li>Support the activities of the Emulation Team</li><li>Coach and mentor less experienced designers</li><li>Attend and contribute to regular technical status meetings</li></ul>  PREFERRED EXPERIENCE:  <ul style="margin-top: 0in;"><li>6+ Years experience in RTL (Verilog / System Verilog) ASIC design experience through implementations targeting leading edge ASIC technologies</li><li>Proven experience with industry-leading ASIC design tools, synthesis tools, flows, and timing closure</li><li>Experience driving AI-powered tools (VS Code, GitHub Copilot, Cursor) that integrate LLMs (Claude, Codex/GPT) for RTL design</li><li>Experience executing design checks such as lint, CDC, and LEC using industry standard ASIC tools</li><li>Skilled in simulation and debugging with functional verification tools from Synopsys, Cadence, and/or Siemens (Mentor) including Gate-level simulations</li><li>Excellent understanding of standard bus/interface protocols (i.e. AXI, AHB, AMBA)</li><li>Experience in modern, complex networking architecture and digital design in general</li><li>Experience with networking protocols (such as Ethernet) and standards for digital communication systems, optical communications, and packet processing applications</li><li>Familiarity with encryption protocols (such as MACsec and IPsec) and security technologies for digital communication systems</li><li>Proficient with workplace AI tools (Microsoft M365 Copilot, ChatGPT, Atlassian Rovo)</li><li>Proficient with scripting languages such as Python, Perl, TCL, Makefile, and csh/bash   </li></ul>  ACADEMIC CREDENTIALS:<ul style="margin-top: 0in;"><li>Bachelors or Masters degree in computer engineering/Electrical Engineering </li></ul> #LI-DB2

Collected experience requirement

6+ years