IO and Mixed Signal Layout Design Engineer

Broadcom · Bangalore

Source and collection record

Last observed by our collector: 8 October 2026 at 10:44 pm IST. This is not a manual review or a confirmation from the employer.

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 8-12 years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Retained employer experience wording: 8-12 yearsAttendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Job Description: Design full custom layouts of I/O libraries and Analog Mixed Signal IP's in planar and Fin FET technologies. Drive critical floor-planning decisions to ensure optimal placement and routing that meets design requirements and performance metric. Perform comprehensive layout verification to ensure high quality and compliance Complete ownership from end to end deliverables with quality within the schedule. Adapt quickly to new methodologies, remain open to new ideas, and communicate effectively with the teams across all sites. Skills and Qualifications Required: B.Tech/M.Tech in Electronics/Electrical engineering with 8-12 years of experience Hands-on experience in I/O Library and Analog Mixed-signal IP development and verification Solid understanding of Planar and Fin FET layouts and process technology Good understanding of Full-chip concepts, IO frame and pitch requirements, power planning, IO segment rules and requirements In-Depth knowledge of ESD and Latch-up principles for I/O and Analog layouts Proficiency in using Cadence Virtuoso Layout suite and Siemens CALIBRE verification tools. Expertise in Layout verifications and debugging: DRC/LVS/ANT/ERC/DFM, LPE, PERC, EM and IR etc Familiar with the Physical Design flow: LEF generation and Pn R Knowledge of AI, automation in layout, Script Programming and SKILL Programming is a plus. Excellent written and verbal communication skills to collaborate with circuit designers and teams across all sites Able to lead, train junior engineers, and manage projects effectively. Self-motivated, capable of working independently, and a strong collaborative team player. Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law. If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence. Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.

Collected experience requirement

8-12 years