Sr Principal Software Engineer

Cadence · Bangalore

Source and collection record

Last observed by our collector: 8 October 2026 at 10:45 pm IST. This is not a manual review or a confirmation from the employer.

Employer requisition: R53100

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Position: Sr. Principal Software Engineer Grade: T5 Experience: 12- 16 Years Location: Bangalore/Noida Job Responsibilities: R&D support of application and product engineers for customer problems and requests. This consists of problem analysis, debugging and fixing, or the development of new features and enhancements to improve synthesis results with respect to timing, area and power. This job will suit applicants looking to continue their software engineering career in an intellectually stimulating and challenging problem domain. There is a significant research element to the work that Cadence does that is truly innovative; we don’t know what the answers are when we start out! Mentoring and support will be provided to the successful candidate to both enable contribution to the large EDA problem domain and to develop their programming skills into professional software engineering skills. Job Qualifications: BE/BTech/ME/MTech- Computer Science or others Required Skills The candidate should have hands-on experience in RTL Coding. The candidate should be able to write, update, and optimize register-transfer level code using System Design Guide standards in VHDL or Verilog. run functional simulations (using Xcelium), static timing analysis, and design-for-test checks to find bugs. validate, test, and investigate performance/accuracy issues in the simulator. Knowledge of Design-For-Test (DFT) and/or Memory-Built-In-Self-Test (MBIST) is a plus. We’re doing work that matters. Help us solve what others can’t.

Collected experience requirement

12 years