Senior SoC Design Engineer

NVIDIA · Bangalore

Source and collection record

Last observed by our collector: 8 October 2026 at 10:51 pm IST. This is not a manual review or a confirmation from the employer.

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 3-12 years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Retained employer experience wording: 3-12 yearsAttendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

requirements, and understands various development cycles, this is your place to be. What you'll be doing: Drive SOC execution working with all multi-functional teams to define, track and drive dependencies working closely with the So C verification, DFT, STA, Low Power and Validation teams. Drive So C Assembly, So C level quality checks, Connectivity reviews and signoff, So C level Lint and CDC, Bug Triaging, Code reviews and ECOs. Participate in silicon architecture, micro-architecture reviews, collaborate with Architecture, SW/FW, Design, Modeling, Verification, Emulation, and Post-Silicon Validation teams to ensure comprehensive first-time right So C design. Collaborate with IP development teams, and participate in, and support soft and hard IP identification, selection and IP licensing. Identify candidates, hire, and mentor So C Design engineers, and as a team, identify problems and inefficiencies in the process and propose solutions. What We Need To See: Bachelor's or Master's degree or equivalent experience in Electronics and Communication Engineering or Electrical Engineering. 3-12 years of hands on So C Design experience, expertise in Verilog/System-Verilog, Knowledge of AMBA protocols - AXI, AHB, APB, So C Clocks/RST/Debug architecture and sound understanding of peripherals ( USB, PCIE and SDCC) Strong coding skills in Perl, Python, or other industry-standard scripting languages. Experience in RTL Build flows and Makefiles, Synthesis is a plus. Experience working with So C level floorplan team is an added advantage. Background in developing tools and infrastructure using Perl or Python. Excellent analytical and problem-solving skills. We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, sex, gender, gender expression, sexual orientation, age, marital status, veteran status, or disability status. We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment. Please contact us to request accommodation. #LI-Hybrid NVIDIA pioneered accelerated computing. Today, our AI infrastructure powers global intelligence, transforming every industry. Learn more about NVIDIA.

Collected experience requirement

3-12 years