Senior Design Engineer

NXP Semiconductors · Noida

Source and collection record

Last observed by our collector: 8 October 2026 at 10:53 pm IST. This is not a manual review or a confirmation from the employer.

Employer requisition: R-10063341

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Senior DFT Engineer: You will be responsible for designing, implementing, and verifying DFT architectures for complex SoCs. You will work closely with RTL, physical design, and verification teams to ensure robust testability and high-quality silicon. Key Responsibilities -Define and implement DFT architecture for SoCs (scan, MBIST, LBIST, boundary scan). -Develop and integrate scan insertion, test compression, and ATPG patterns. -Implement memory BIST and logic BIST strategies. -Collaborate with RTL and physical design teams for DFT insertion and timing closure. -Perform DFT verification at RTL and gate-level simulations. -Work with ATE teams for test program development and silicon bring-up. -Optimize test coverage, pattern count, and test time. Required Skills -Strong expertise in DFT methodologies: Scan, MBIST, LBIST, JTAG. -Hands-on experience with industry standard ATPG tools. -Proficiency in UPF/CPF-based low-power DFT. -Knowledge of fault models (stuck-at, transition, path delay). -Familiarity with physical design constraints for DFT. -Experience in silicon debug and ATE bring-up. Preferred Qualifications - Pas experience with SoC level DFT -Exposure to high-speed interfaces and DFT for mixed-signal blocks. -Strong problem-solving and communication skills. Education -Bachelor’s or Master’s in Electrical/Electronics Engineering. More information about NXP in India... #LI-9415