ASIC Physical Verification Lead

NXP Semiconductors · Pune

Source and collection record

Last observed by our collector: 8 October 2026 at 10:53 pm IST. This is not a manual review or a confirmation from the employer.

Employer requisition: R-10066075

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

We are looking for an experienced ASIC Physical Verification Lead with around 10 years of experience to drive physical verification signoff activities for complex SoC and IP designs across multiple technology nodes. Key Responsibilities Lead physical verification signoff for ASIC/SoC projects from block level to full-chip tapeout. Own and drive closure of DRC, LVS, ERC, Antenna, Density, and reliability verification checks. Debug complex physical verification issues and collaborate with Physical Design, Layout, Circuit Design, and Foundry teams for resolution. Develop and enhance verification methodologies, automation, and signoff flows. Mentor junior engineers and lead technical reviews. Required Skills & Experience 8-12 years of hands-on experience in ASIC Physical Verification. Strong expertise in Calibre DRC/LVS/ERC/PERC and physical signoff methodologies. Experience across multiple technology nodes, including 28nm and 16/14/12nm FinFET technologies . Good understanding of semiconductor manufacturing rules, reliability checks, and tapeout requirements. Proficiency in Tcl, Python, Perl, or Shell scripting . Exposure to leading foundries such as TSMC, Samsung, or GlobalFoundries . Strong problem-solving, debugging, and leadership skills. Preferred Experience with full-chip hierarchical verification. Exposure to Analog/Mixed-Signal, Memory, or High-Speed Interface IPs. Prior experience leading small teams and driving successful tapeouts. Role: ASIC Physical Verification Lead Experience: 8-12 Years Domain: Semiconductor / ASIC / SoC Design Signoff Location: Pune More information about NXP in India... #LI-9415

Collected experience requirement

8 years