Browse current jobs

Physical Design Engineer

NXP Semiconductors · Pune

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 3-5 years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Job Summary NXP Semiconductors is seeking a Physical Design Engineer (G2) with strong fundamentals in physical design implementation to join our growing VLSI team. In this role, you will contribute to the implementation and signoff of complex So C/IP blocks in advanced technology nodes, ensuring high-quality delivery aligned with NXP’s stringent PPA (Power, Performance, Area) and reliability standards. Key Responsibilities Execute block-level physical design from synthesized netlist to GDSII: Floorplanning and power grid design Placement and optimization Clock Tree Synthesis (CTS) Routing and post-route optimization Drive timing convergence across MCMM scenarios in collaboration with STA teams Ensure design closure including: Setup/hold timing closure DRC/LVS clean signoff IR drop and electromigration (EM) compliance Debug and resolve: Congestion issues SI/crosstalk problems Functional and physical ECOs Collaborate cross-functionally with: RTL/design teams to improve Qo R DFT teams for test readiness Packaging and full-chip integration teams Contribute to methodology improvements and automation through scripting Follow and enforce NXP design methodologies, quality and reliability standards Required Qualifications Bachelor’s/Master’s degree in Electronics / Electrical Engineering / Microelectronics 3–5 years of experience in ASIC Physical Design Strong understanding of: Physical design flow (FP → P&R → Signoff) Static Timing Analysis fundamentals CMOS digital design basics Hands-on experience with industry EDA tools: Cadence (Innovus/Genus) or Synopsys (ICC2/Fusion Compiler, Prime Time) Good scripting skills in Tcl, Python, or Shell Experience in advanced nodes (16nm and below) Knowledge of: Low-power design flows (UPF/CPF) Multi-voltage / multi-domain designs Familiarity with physical verification tools (Calibre) More information about NXP in India... #LI-7013 NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer, and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & Io T, mobile, and communication infrastructure markets. For more information, visit www.nxp.com Bright Minds. Bright Futures. We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills. Commitment At NXP. We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality. Thank you for considering a career at NXP. To help you prepare for the different steps in our hiring process, see the following useful advice and tips. Are you already an NXP employee? Do not apply here. Instead, you must apply via our internal career page. Thank you for your interest in supporting our recruitment efforts. Please note that NXP operates under a strict Preferred Supplier List (PSL) for all recruitment activities. Any candidate profiles or resume submitted without a prior written agreement or explicit request from our Talent Acquisition team will be considered unsolicited. Such submissions will be deemed free of any obligations, and no fees will be paid by NXP or any of its affiliates, subsidiaries, or divisions - regardless of whether the candidate is hired, either coincidentally or otherwise. Thank you for your understanding.

Collected experience requirement

3-5 years