Browse current jobs

Lead DFT Engineer

NXP Semiconductors · Noida

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 5-8 years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

expertise in Design-for-Test methodologies for complex So C/ASIC designs. The ideal candidate should have hands-on experience in Scan Insertion, ATPG, MBIST, LBIST, JTAG, Silicon Bring-up & Debug, and should be capable of driving complete DFT implementation and signoff activities from RTL to silicon validation. The candidate will work closely with Design, Physical Design, Verification, and Post-Silicon teams to ensure high test coverage, manufacturability, and robust silicon quality. Job Qualifications B.Tech / M.Tech in Electronics, Electrical, or related field 5–8 years of experience in core DFT Strong expertise in ATPG and LBIST methodologies Solid hands-on experience in scan insertion and compression Strong understanding and hands-on experience with i JTAG (IEEE 1687) Experience in MBIST architectures and repair flows Good understanding of Boundary Scan / JTAG and related standards (1149.1, 1500, 1687 preferred) Exposure to low-power DFT concepts Experience in testability analysis and silicon debug Strong problem-solving and debugging skills Ability to work in a cross-functional team environment Good communication and mentoring skills Job Responsibilities Lead end-to-end DFT implementation for So C subsystems Drive DFT RTL integration and verification activities Manage cross-functional coordination for DFT deliverables at block/subsystem level Implement full-scan DFT methodologies Develop and optimize scan insertion and compression techniques Execute ATPG flows to achieve required fault coverage Define and implement MBIST architectures, including repair flows Support LBIST planning and implementation Implement and ensure compliance with Boundary Scan / JTAG requirements Apply low-power DFT methodologies Perform testability analysis and improve design coverage Support silicon debug and failure analysis More information about NXP in India... #LI-7013 NXP Semiconductors N.V. (NASDAQ: NXPI) enables a smarter, safer, and more sustainable world through innovation. As the world leader in secure connectivity solutions for embedded applications, NXP is pushing boundaries in the automotive, industrial & Io T, mobile, and communication infrastructure markets. For more information, visit www.nxp.com Bright Minds. Bright Futures. We believe that a key component to growing our business is to develop our people. To enable you to grow your career at NXP, we offer online and offline learning opportunities to help you develop some of your core and professional skills. Commitment At NXP. We recognize NXP is a powerful change agent as we continue to deliver innovative solutions that advance a more sustainable future. We remain steadfast in our commitment to sustainability and making measurable year-on-year progress. Also, we aim to create an inclusive work environment and we will not tolerate racism, discrimination or harassment of any kind. We have programs in place focused on diversity, inclusion and equality. Thank you for considering a career at NXP. To help you prepare for the different steps in our hiring process, see the following useful advice and tips. Are you already an NXP employee? Do not apply here. Instead, you must apply via our internal career page. Thank you for your interest in supporting our recruitment efforts. Please note that NXP operates under a strict Preferred Supplier List (PSL) for all recruitment activities. Any candidate profiles or resume submitted without a prior written agreement or explicit request from our Talent Acquisition team will be considered unsolicited. Such submissions will be deemed free of any obligations, and no fees will be paid by NXP or any of its affiliates, subsidiaries, or divisions - regardless of whether the candidate is hired, either coincidentally or otherwise. Thank you for your understanding.

Collected experience requirement

5-8 years