DFT ASIC Engineering Technical Leader | ATPG | 10 to 14 years | Bangalore

Cisco · Bangalore

Source and collection record

Last observed by our collector: 8 October 2026 at 11:15 pm IST. This is not a manual review or a confirmation from the employer.

Employer requisition: 2021305

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Become part of our team and lead the DFT ASIC Engineering Technical Leader, driving innovation in next-generation network devices. Oversee a team of DFT engineers, ensuring high-quality, manufacturable silicon designs and advanced DFT strategies. Ideal for experienced professionals with a strong background in DFT features and engineering leadership.

Collected experience requirement

10 to 14 years