SCAN/ATPG/GLS | Careers | Neurealm
Ignitarium · Bangalore
Source and collection record
Last observed by our collector: . This is not a manual review or a confirmation from the employer.
Employer requisition: ignitarium-scan-atpg-gls-bangalore-india-2026-10-08
Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.
Your application evidence checklist
Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.
0 of 2 checks marked. Keep unresolved requirements as questions for the employer.
Collected role description
Service AI-as-a-Service AI-powered SDLC Enterprise AI Adoption Engineering Silicon Design Embedded AI-powered Modernization Digital Platform Engineering AI-powered SDLC Robotics Data Data Overview Data Engineering Data Migration Data Visualization & Analytics Master Data Management & Governance Run Ops AI Led ITOps Cybersecurity Intelligent Automation Industries Semiconductor Automotive Healthcare BFSI Technology Telecom Industrial Global Capability Centers (GCCs) Neu GAIN About Us Company Leadership Life at Neurealm Awards & Recognitions Events Press Releases Partners Careers Contact Us search Menu Job Description Back SCAN/ATPG/GLS Job Posted On 08-10-2026 19:34:09 Company Group Neurealm SEAD India --> Department DFT (Design for Test) --> Employee Type Full Time Employee --> Designation SCAN/ATPG/GLS --> Job Code Job_304018 Experience Required --- Location Bangalore, Karnataka, India (WAC_003) Job Summary Job Description Skills and Experience Required Hands on experience in Inserting Scan and generating ATPG vectors for Stuck-At and At-Speed Faults. In-depth experience in analysing and improving scan coverage Hands on experience in MBIST (insertion and simulation) Experience in Boundary Scan, inserting tap controller and P1500 Experience in RTL based and netlist-based insertion flows Experience in DFT simulation with and without SDF Experience in Synthesis and formal verification tools Experience in characterization (DC Characteristics) Experience in generating TDL for ATE and working closely with ATE team during bring-up phase Good exposure to DFT tools from Mentor, Synopsys and Cadence Good scripting know-how in Perl and TCL Experience in Static Timing analysis preferred Educational Qualification: BE/ME or BTech /MTech Location: Bangalore and Cochin
Collected experience requirement
- Years