RTL Design Lead

MediaTek · Bangalore

Source and collection record

Last observed by our collector: 8 October 2026 at 11:44 pm IST. This is not a manual review or a confirmation from the employer.

Employer requisition: MTB120260824001

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Category: Chip Design Experience: More than 8 Years Work Expe. Design Lead works with hardware engineering teams to build complex chips, System-on-Chips (SoCs), and IP/Sub-system blocks. Guides microarchitecture definition, RTL design, verification, and physical implementation from conception through tape-out, balancing power, performance, area, and schedule goals. Key Responsibilities • Execution & Delivery: Drive end-to-end design development of IP/Sub-system blocks and SoCs to meet the Performance, Area, Power and Schedule targets. • Team Leadership: Manage, mentor, and set goals for a team of digital engineers involved in design, synthesis, and timing. • PPA Optimization: Oversee design reviews to optimize Power, Performance, and Area (PPA) metrics. • Cross-Functional Collaboration: Partner with architecture, verification, and physical design teams. • Sign-off & Debug: Drive resolution on complex bugs, logic issues, and sign-off checks. Core Technical Skills • Design Languages: Advanced proficiency in Verilog, System-Verilog, and scripting tools like Python or Perl. • Architecture Knowledge: Familiarity with ARM or RISC-V processors, bus protocols (AXI/AHB), and high-speed interfaces (PCIe, USB, DDR). • Sign-off Methodologies: Experience with Static Timing Analysis (STA), Clock Domain Crossing (CDC), and Logical Equivalence Checking (LEC).

Collected experience requirement

8+ years