Design Verification Engineer- Display Interface Protocol Specialist

MediaTek · Bangalore

Source and collection record

Last observed by our collector: 8 October 2026 at 11:44 pm IST. This is not a manual review or a confirmation from the employer.

Employer requisition: MTB120251222002

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Category: Chip Design Experience: More than 4 Years Work Expe. We are seeking a highly skilled Design Verification Engineer with more than 5 years of experience, specializing in Display Interface protocols – specifically Display Port (DP/eDP) IP and subsystem verification, to join our innovative team. The ideal candidate will have a strong background in verification methodologies, expertise in System Verilog (SV) programming & UVM Methodology, excellent problem-solving skills, and the ability to work collaboratively in a fast-paced environment. Key Responsibilities: Develop and implement comprehensive verification plans for DP/eDP and DP Tunnelling over USB4 IP and Subsystems. Create and maintain testbenches using System Verilog and UVM methodology. Perform functional verification of RTL designs, including simulation, debugging, and coverage analysis. Collaborate with designers and other cross-functional teams to understand design specifications and requirements for IP and subsystems. Identify and resolve design and verification issues, ensuring high-quality and robust designs. Generate and analyze verification metrics to track progress and ensure coverage goals are met. Participate in design and verification reviews, providing technical expertise and insights. Stay updated with the latest verification technologies and methodologies and apply them to improve verification efficiency and effectiveness. Mentor junior verification engineers and provide technical guidance.

Collected experience requirement

4+ years