Browse current jobs

Analog Mixed-Signal Design Verification Engineer

MediaTek · Bangalore

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Employer requisition: MTB120250718000

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Category: Information Technology Experience: More than 2 Years Work Expe. Education: Bachelor's Degree - Electrical Engineering Job Function Work on functional verification of analog and mixed-signal IPs, including SERDES, sensors, and beyond. The candidate will collaborate with IP design teams and other verification teams, utilizing and enhancing both established and emerging digital verification methodologies and processes. Responsibilities span the full verification lifecycle—from understanding specifications and developing test plans, to achieving coverage closure and supporting post-silicon debug—to ensure high-quality and efficient pre-silicon verification, ultimately delivering robust silicon products. Skills/Experience • Quick learner with strong critical thinking and creative problem-solving skills. • Solid knowledge in ASIC verification flow, digital design, and UVM-based design verification methodologies. • Proficient on using design and verification languages: UVM, Verilog, System Verilog, and System Verilog Assertions (SVA). • Proficient on Design Verification tools and techniques, including test bench development, simulation, debugging and coverage closure, etc. • Knowledge on Design Verification development process, from specification to test plan, to configurable test bench, drivers, and checkers development, to test suite building to meet functional and code coverage goals, • 3+ years ASIC functional verification hands-on work experience, preferably with some verification experience on analog mixed signal IPs or SERDES IPs, such as USB, UFS, PCIe, DDR-PHY, MIPI etc. • Power-aware simulations and gate level simulations is a plus. • Scripting and automation skills: Unix/Linux shell programming, Perl, Python, Makefile, and revision management (e.g., Perforce, ClearCase, etc.) is a plus. • Knowledge of Analog Mixed-Signal Design Fundamentals and analog behavioral modeling is a plus. • Familiar with programming languages: C, C++, and/or SystemC is a plus.

Collected minimum qualification

Bachelor's Degree - Electrical Engineering

Collected experience requirement

2+ years