Validation and Embedded Engineers

Mettlesemi systems & technologies · Bangalore

Source and collection record

Last observed by our collector: 8 October 2026 at 11:44 pm IST. This is not a manual review or a confirmation from the employer.

Employer requisition: 5132

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Camera and Display subsystem, Memory subsystem, Memory Management, ARM Architecture Capabilities and Experience: Bachelor’s degree in Electrical Engineering or Computer Science with 5+ years of relevant experience, with minimum 3+ years in silicon validation Silicon Validation experience, developing stress test plans and content, silicon validation frameworks or related infrastructure, debugging skills. Experience in validating hardware features for SOC (display system, memory subsystem, memory management) Familiarity with ARM CPU Architecture Caching and Coherency protocols knowledge Performance Validation Experience Expertise in Security protocols and architecture e.g., – IOMMU, Access control, Encryption etc. Firmware Development Strong knowledge of OS Fundamentals, Multi-threaded embedded programming Experience in Bare Metal testing. Validation experience of protocols using software on chip blocks, specifically camera, CSI PHY, ISP, display protocols DSI and DP Pre and Post Silicon SoC level expertise on data-chains, DMAs, fabric etc. Proficiency in JTAG Debugger languages- Lauterbach PRACTICE with experience of debugging complex systems and performance bottlenecks. Ability to measure various analog parameters in the lab with highspeed oscilloscopes and other lab equipment. Ability to write and execute memory related tests to establish functional health of our SoCs on silicon, both under normal and PVT conditions. Good understanding of validation fundamentals. Solid understanding of emulation technologies. Familiarity with emulators and waveform-based debugs. Programming Skills- Assembly, mixed assembly programming, C, C++ Scripting – Python, shell scripting Microsoft excel tools for report generation /graphs. Responsiblities: Building emulation models, running, and debugging test cases, resolving environment issues, and driving emulation and acceleration capabilities for pre- and post- silicon validation in platforms like Synopsys Zebu or Cadence Palladium Drive report generation, analysis of memory margins across PVT Drive the post silicon bring up and validation activities for the DRAM. Execute the DRAM validation, margin data collection, stress testing across PVT. Team player and a mentor who is self-driven, motivated. Responsible for quality and timeliness of the team output

Collected experience requirement

5+ years