Senior Lead

Quest Global · Bangalore

Source and collection record

Last observed by our collector: 9 October 2026 at 12:00 am IST. This is not a manual review or a confirmation from the employer.

Employer requisition: P-122971

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

We are recruiting a Senior Lead to drive verification of Design-for-Test (DFT) and Design-for-Debug (DFD) features for complex AMD SoCs. You will develop verification plans, build SystemVerilog/UVM environments, and collaborate with cross-functional teams. Ideal candidates have strong ASIC/SoC verification expertise and experience with DFx/DFT methodologies.