Lead DV engineer

Quest Global · Bangalore

Source and collection record

Last observed by our collector: 9 October 2026 at 12:00 am IST. This is not a manual review or a confirmation from the employer.

Employer requisition: P-121203

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

We are looking for a Lead DV Engineer to drive system verification and sub-system testing, focusing on System Verilog, UVM, and AMBA-based protocols. The role requires expertise in SoC and CPU verification, with experience in C/C++ and ARM-based systems. Ideal for candidates with strong technical backgrounds in DV engineering.