Browse current jobs

DFT-DV

SmartSoC Solutions · Bangalore

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Employer requisition: 15105

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 4 years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Job Description: We are seeking highly skilled and motivated DFT-DV Engineers to join our dynamic team in Bangalore. As a DFT-DV Engineer, you will play a pivotal role in ensuring the quality and reliability of our digital designs through Design for Test (DFT) and Design Verification (DV) methodologies. The ideal candidates should possess a minimum of 4 to 7+ years of experience in the field, with a strong background in DFT DV flow, JTAG, MBIST, SCAN, PG, PHY-LP, and BSCAN. Key RESPONSIBILITIES: DFT Implementation: Collaborate with design and verification teams to define and implement DFT strategies and methodologies that enable efficient testing of complex digital designs. Scan and ATPG: Develop and maintain scan insertion, Automatic Test Pattern Generation (ATPG), and compression methodologies to achieve high test coverage. Memory BIST: Implement and verify Memory Built-In Self-Test (MBIST) solutions for embedded memories in the design. JTAG and Boundary Scan: Develop JTAG and Boundary Scan solutions to facilitate efficient testing and debugging of digital designs. Power Management: Work on Power Gating (PG) techniques to optimize power consumption during testing. PHY-LP Integration: Collaborate with PHY teams to ensure seamless integration of low-power features into the design. BSCAN Integration: Implement Boundary Scan (BSCAN) infrastructure to enhance testability and debug capabilities. Verification: Verify DFT features and ensure their correctness through simulation and formal verification. Documentation: Prepare detailed documentation, including DFT specifications, test plans, and reports. QUALIFICATIONS: Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or related field. 4 to 7+ years of experience in DFT-DV engineering. Strong expertise in DFT methodologies, including scan, ATPG, MBIST, JTAG, BSCAN, and PG. Proficiency in industry-standard EDA tools for DFT implementation. Experience with low-power design and PHY-LP integration is a plus. Excellent problem-solving skills and attention to detail. Strong communication and teamwork skills. If you are a proactive and results-oriented engineer with a passion for ensuring the quality and reliability of digital designs, we encourage you to apply. Join us in our mission to develop cutting-edge technology and make a significant impact in the semiconductor industry. Job Category: VLSI (Silicon engineering) Job Type: Full Time Job Location: India: Bangalore Apply for this position Full Name * Email * Phone * Bio * Upload CV/Resume * Allowed Type(s): .pdf, .doc, .docx By using this form you agree with the storage and handling of your data by this website. * Share: Previous Post DV (Design Verification Engineer) Next Post ASIC RTL Design Engineer Search Search Recent Posts AI-Powered Embedded Systems: Key Challenges and Solutions Future Trends in Chiplet Development Embedded Systems in Io T: The Backbone of Smart Connectivity Embedded Systems in Automotive Technology: Transforming Vehicles AI Transforming Industries: Innovation and Growth Recent Comments Smart So C on AI-Powered Embedded Systems: Key Challenges and Solutions Categories 5G 3 Artificial Intelligence 8 Big Data 1 Block Chain 2 Design 1 Hiring 2 Io T Systems 2 RTL Designing 1 Semiconductor 15 Tech Development 5 Technology 7 Uncategorized 1 VLSI 4 Tags artificial intelligence big data big data analytics bright insight bright insight debunked Career data data analytics data governance data management data visualization (industry) design engineering embedded embedded systems embedded world energy storage evolution of technology evolution of technology timeline future of digital transformation future of earth future of intel genetic algorithm in data mining hpc 2020 revolution x innovation insight Learning next-generation storage architectures Opportunities people in the future semiconductor semiconductor export controls semiconductor industry semiconductor manufacturing semiconductors semiconductor stocks Smart So C Solutions storage field day 9 technology evolution timeline the arrival of a new kind of supercomputers the dire state of intel the fall of intel the last of us and ai the pathetic state of intel the problem with intel what is an embedded system Silicon to System – Your Turnkey Partner for Complete Engineering Solutions Reach Us Our Offerings Silicon/VLSI Engineering Embedded Solutions System Design Engineering Automotive Solutions Artificial Intelligence CSR initiative Smart So C Hope Foundation Company About Us Contact Us Our Team Events Career Blogs Jobs Official info Call Us 080-49789412 Email Us info@smartsocs.com Headquarter Whitefield, Bangalore, Quality Privacy Policy Terms of Use © 2026 Smart So C Solutions. All rights reserved. Archives February 2025 January 2025 November 2024 October 2024 August 2024 June 2024 May 2024 May 2023 April 2023 December 2022 June 2022 December 2021 October 2021 September 2021 June 2021 April 2021 Categories 5G Artificial Intelligence Big Data Block Chain Design Hiring Io T Systems RTL Designing Semiconductor Tech Development Technology Uncategorized VLSI

Collected experience requirement

7+ years