GLS -Gate-Level Simulation Engineer
SmartSoC Solutions · Hyderabad
Source and collection record
Last observed by our collector: . This is not a manual review or a confirmation from the employer.
Employer requisition: 15107
Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 4 years.
Your application evidence checklist
Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.
0 of 3 checks marked. Keep unresolved requirements as questions for the employer.
Collected role description
Job Description: We are looking for a highly skilled and experienced Gate-Level Simulation Engineer to join our team. The ideal candidate should have a minimum of 4 years of experience and possess a strong background in gate-level simulation (GLS). Proficiency in System Verilog (SV) and Universal Verification Methodology (UVM) is essential for this role. Key RESPONSIBILITIES: Collaborate with cross-functional teams to define and execute gate-level simulation test plans. Develop and implement gate-level simulation strategies for complex digital designs. Conduct gate-level simulations to verify the functionality and performance of digital designs. Work closely with design and verification teams to identify and resolve issues at the gate level. Utilize your expertise in SV and UVM to optimize and enhance the gate-level simulation process. Ensure compliance with industry standards and best practices in gate-level simulation. QUALIFICATIONS: Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field. 4+ years of experience in gate-level simulation. Strong proficiency in System Verilog (SV) and Universal Verification Methodology (UVM). Prior experience in gate-level simulation is essential. Familiarity with gate-level simulation tools and methodologies. Excellent problem-solving skills and attention to detail. Effective communication and collaboration skills. Ability to work in a dynamic and fast-paced environment. If you are a motivated and experienced Gate-Level Simulation Engineer with a strong background in SV, UVM, and a passion for ensuring the quality and reliability of digital designs at the gate level, we encourage you to apply for this position. Join our team and contribute to the success of our cutting-edge projects. Job Category: VLSI (Silicon engineering) Job Type: Full Time Job Location: India: Hyderabad Apply for this position Full Name * Email * Phone * Bio * Upload CV/Resume * Allowed Type(s): .pdf, .doc, .docx By using this form you agree with the storage and handling of your data by this website. * Share: Previous Post Design Verification Engineer – Position 3 Next Post DV (Design Verification Engineer) Search Search Recent Posts AI-Powered Embedded Systems: Key Challenges and Solutions Future Trends in Chiplet Development Embedded Systems in Io T: The Backbone of Smart Connectivity Embedded Systems in Automotive Technology: Transforming Vehicles AI Transforming Industries: Innovation and Growth Recent Comments Smart So C on AI-Powered Embedded Systems: Key Challenges and Solutions Categories 5G 3 Artificial Intelligence 8 Big Data 1 Block Chain 2 Design 1 Hiring 2 Io T Systems 2 RTL Designing 1 Semiconductor 15 Tech Development 5 Technology 7 Uncategorized 1 VLSI 4 Tags artificial intelligence big data big data analytics bright insight bright insight debunked Career data data analytics data governance data management data visualization (industry) design engineering embedded embedded systems embedded world energy storage evolution of technology evolution of technology timeline future of digital transformation future of earth future of intel genetic algorithm in data mining hpc 2020 revolution x innovation insight Learning next-generation storage architectures Opportunities people in the future semiconductor semiconductor export controls semiconductor industry semiconductor manufacturing semiconductors semiconductor stocks Smart So C Solutions storage field day 9 technology evolution timeline the arrival of a new kind of supercomputers the dire state of intel the fall of intel the last of us and ai the pathetic state of intel the problem with intel what is an embedded system Silicon to System – Your Turnkey Partner for Complete Engineering Solutions Reach Us Our Offerings Silicon/VLSI Engineering Embedded Solutions System Design Engineering Automotive Solutions Artificial Intelligence CSR initiative Smart So C Hope Foundation Company About Us Contact Us Our Team Events Career Blogs Jobs Official info Call Us 080-49789412 Email Us info@smartsocs.com Headquarter Whitefield, Bangalore, Quality Privacy Policy Terms of Use © 2026 Smart So C Solutions. All rights reserved. Archives February 2025 January 2025 November 2024 October 2024 August 2024 June 2024 May 2024 May 2023 April 2023 December 2022 June 2022 December 2021 October 2021 September 2021 June 2021 April 2021 Categories 5G Artificial Intelligence Big Data Block Chain Design Hiring Io T Systems RTL Designing Semiconductor Tech Development Technology Uncategorized VLSI
Collected experience requirement
4+ years