Browse current jobs

Principal ASIC Digital Design Engineer (Verification) at Synopsys

Synopsys · Bangalore

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Employer requisition: 17322

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 10+ years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Learn more about applying for Principal ASIC Digital Design Engineer (Verification) at Synopsys organization What You'll Need * 10+ years of hands-on experience in IP or So C verification, with a proven track record of leading technical initiatives and delivering complex verification environments * Deep expertise with Synopsys verification tools including VCS, Verdi, VMS Execution Manager, Verdi Planner (HVP), and Verification IP (VIP) * Strong programming and scripting skills in System Verilog, UVM, Tcl, and Python for automation and flow development * Demonstrated ability to architect verification flows and infrastructure for complex digital designs, from initial concept to production deployment * Bachelor's degree in Electronics, Electrical, or Computer Engineering; advanced degrees are a plus * Experience managing multiple technical projects independently, balancing priorities and delivering high-quality results on schedule * Ability to document and communicate technical methodologies clearly across global, cross-functional teams Who You Are * You can explain a complex verification tradeoff to a product manager in two sentences without losing the nuance, and then turn around and debug a UVM testbench with a junior engineer * You take ownership of problems that do not have clear owners, and you see them through to resolution even when it means coordinating across time zones and teams * You push back when a methodology does not make sense for the use case, and you do it with data and a better alternative, not just criticism * You are organized enough to manage five verification projects at once and strategic enough to know which one needs your attention today * You teach by showing, not just telling, and you measure your success by how much your team grows, not just what you deliver personally * You stay current with verification trends and tools, and you bring new ideas to the table backed by practical understanding of what will actually work in production The Team You'll Be Part Of You will be a core member of the newly established Digital IP Verification Methodology (COE) team, a group of forward-thinking engineers dedicated to advancing verification excellence at Synopsys. The team collaborates across global sites, driving innovation in methodology, tool integration, and best practices. Together, you will shape the future of digital IP verification, enabling Synopsys and its customers to deliver world-class silicon solutions. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Collected experience requirement

10+ years