Browse current jobs

Constraints Verification Applications Engineer at Synopsys

Synopsys · Bangalore

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Employer requisition: 18837

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 5+ years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Learn more about applying for Constraints Verification Applications Engineer at Synopsys requirements back into product roadmaps Build and maintain automation scripts in TCL, Perl, and Unix shell to streamline constraint generation, verification, and management workflows Coordinate with technical account managers and worldwide account teams to shape customer strategies, drive tool adoption, and support successful project completion Gather, refine, and track flow requirements based on customer feedback, engineering judgment, and emerging tool capabilities, including support for multi-modal analysis and equivalence checks The Impact You Will Have Enable semiconductor companies to achieve timing closure faster by solving constraint flow bottlenecks that would otherwise stall projects for weeks or months Influence the direction of Synopsys constraint verification tools by bringing real customer pain points and use cases directly to R&D teams Build repeatable, scalable constraint methodologies that become the foundation for how customers manage SDC across multiple projects and product lines Accelerate customer adoption of Synopsys solutions, directly contributing to business growth and long-term account relationships in the region Reduce customer design respins by catching constraint errors earlier in the flow, saving significant schedule time and engineering cost Establish yourself as a trusted technical advisor to design teams, the person they call when constraint verification gets hard Shape how the next generation of complex, multi-modal chips are constrained and verified, ensuring functional correctness and timing signoff quality What You'll Need BE/BTech/ME/MTech in Electronics Engineering, Computer Science, or Microelectronics with 5+ years of hands-on industry experience in ASIC design or verification End-to-end experience with SDC and constraint flows including constraint generation, verification, management, and signoff Deep working knowledge of constraint methodologies including multi-cycle paths, false paths, generated clocks, multi-modal analysis, and equivalence checks at RTL and netlist levels Proven experience with Synopsys constraint tools such as Fishtail/TCM, Spy Glass-Constraints, Prime Time, or equivalent industry-standard constraint verification and signoff tools Strong command of VHDL, Verilog, and System Verilog RTL, and solid understanding of ASIC design flows from RTL to tapeout Exposure to timing closure, static timing analysis (STA), and constraint report analysis and debugging Advanced scripting skills in TCL, Unix shell, Perl, or Python for automation, flow development, and debugging Who You Are You can walk into a customer meeting, quickly assess where their constraint flow is breaking down, and propose a concrete next step without needing three follow-up calls Explaining why a set of constraints is incomplete or incorrect to a design manager or an R&D engineer feels natural to you, and you adjust your explanation depending on who is in the room You are organized enough to manage multiple customer engagements at once, each with different tools, flows, and timelines, without dropping threads Working across time zones, teams, and functions does not slow you down, you know how to pull the right people in at the right time and keep things moving You push back when a customer request does not make technical sense, but you do it in a way that builds trust rather than friction Debugging a stubborn constraint issue for hours, even days, does not frustrate you, it is the part of the job you actually enjoy The Team You'll Be Part Of You will be part of the Application Engineering team supporting Synopsys' constraint verification and management solutions across semiconductor customers in the Bengaluru region. You will work closely with R&D, product validation, technical account managers, and global AE teams to drive methodologies, solve customer problems, and enable successful project outcomes. This is a customer-facing role with deep technical collaboration across the organization. Rewards and Benefits We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability.

Collected experience requirement

5+ years