Browse current jobs

ASIC Digital Design, Sr Staff Engineer - DDR/LPDDR

Synopsys · Hyderabad

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Employer requisition: 18642

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 6+ years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Learn more about applying for ASIC Digital Design, Sr Staff Engineer - DDR/LPDDR at Synopsys Job Description Benefits Culture How We Hire Overview Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries. Play Video Job Description Date posted 09/08/2026 Category Engineering Hire Type Employee Job ID 18642 Remote Eligible No Date Posted 09/08/2026 We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You Are You understand that verification is not about writing tests, it is about building an environment where the right bugs cannot hide, and you have the scars from finding those bugs at 2am to prove it. Memory protocols like DDR or LPDDR do not intimidate you. Serial interfaces, complex checkers, System Verilog assertions that actually mean something, these are tools you reach for without thinking. You care about functional coverage because it tells you what you have not tested yet, not because it is a metric someone asked for. At Synopsys, you will work on Design Ware IP that powers real products, with a team that takes verification as seriously as you do. What You'll Be Doing * Lead a team of verification engineers through full IP verification cycles, from test plan definition through coverage closure and signoff * Build and evolve System Verilog/UVM verification environments for Design Ware synthesizable IP cores, ensuring they scale across multiple product generations * Define test plans that cover corner cases, protocol compliance, and system-level interactions, then review and guide implementation across the team * Write and debug complex testbenches, checkers, and assertions for serial interface protocols and memory controllers, including DDR and LPDDR where applicable * Extract, analyze, and drive functional coverage and code coverage metrics to closure, identifying gaps and adjusting strategy in real time * Collaborate directly with RTL designers, digital architects, and circuit teams to align verification scope with design intent and catch issues early * Manage regression infrastructure and work with the infra team to keep verification cycles efficient and reliable The Impact You Will Have * Deliver verification signoff on IP cores that ship in millions of devices, ensuring they work correctly the first time in silicon * Raise the bar for verification quality across the Design Ware team by mentoring engineers and evolving testbench architecture and methodology * Catch critical bugs before tapeout that would otherwise cost months of schedule and customer trust * Influence IP architecture decisions by surfacing verification insights early, when design changes are still cheap * Help shape how the team adopts AI-assisted verification flows, improving efficiency without sacrificing rigor * Contribute to Synopsys' leadership in IP by ensuring that what we deliver is not just feature-complete but robustly verified * Build verification environments and strategies that other teams will reuse and learn from, multiplying your impact across the organization What You'll Need * Bachelor's or Master's in Electrical Engineering or Electronics and Communication Engineering with 6+ years of hands-on verification experience * Proven track record leading verification teams through IP project delivery, including planning, execution, and signoff * Strong experience developing System Verilog/UVM testbenches from scratch and evolving them as designs grow * Deep expertise writing test plans, implementing checkers, and building assertions that catch real bugs * Proficiency extracting and interpreting functional coverage and code coverage, and using those metrics to drive verification closure * Experience verifying serial interface protocols and working through IP design and verification processes, knowledge of DDR or LPDDR protocols is a strong plus * Demonstrated ability to own end-to-end verification deliverables, including metric closure and formal review signoff, experience with AI-assisted verification tools is a plus Who You Are * You can explain a coverage hole to an architect in two sentences and walk out with a plan to close it * You debug by hypothesis, not by adding print statements until something makes sense * When a testbench is too slow or too brittle, you refactor it instead of working around it * You give feedback that makes engineers better, not just feedback that makes the code pass * You work across time zones and teams without losing context or creating confusion downstream * You know when to push back on a design decision and when to adjust the verification plan to match reality The Team You'll Be Part Of You will join Synopsys' Design Ware IP Verification R&D team in Bangalore, working with a global group of experienced verification engineers who are responsible for ensuring the quality and reliability of IP cores that power semiconductors across the industry. This team collaborates closely with RTL designers, architects, and infrastructure engineers to deliver robust, production-ready IP. Rewards and Benefits We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. Apply Save Job test Share Email Linked In X Facebook Benefits At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves. Visit Benefits Page Health & Wellness Comprehensive medical and healthcare plans that work for you and your family. Time Away In addition to company holidays, we have ETO and FTO Programs. Family Support Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more. ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back. Retirement Plans Save for your future with our retirement plans that vary by region and country. Compensation Competitive salaries. ** Benefits vary by country and region - check with your recruiter to confirm Get an idea of what your daily routine around the office can be like Explore Hyderabad View Map Hiring Journey at Synopsys Apply When you apply to join us, your resume, skills, and experience are first reviewed for consideration. Phone Screen Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you, share more about the role, and answer any questions you might have. Interview Next up is interviewing (in person or virtual). You’ll be invited to meet with members of the hiring team to discuss your skills and experience, and what you’re looking for in your next role. Offer Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept! Onboarding There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation. Welcome! Once you’ve joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you’ll be invited to join activities and training to help you ramp up for a successful future at Synopsys! BROWSE JOBS Find the open role that’s right for you

Collected experience requirement

6+ years