Browse current jobs

ASIC Digital Design, Sr Staff Engineer

Synopsys · Bangalore

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Employer requisition: 18585

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 8+ years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Learn more about applying for ASIC Digital Design, Sr Staff Engineer at Synopsys Job Description Benefits Culture How We Hire Overview Our Hardware Engineers at Synopsys are responsible for designing and developing cutting-edge semiconductor solutions. They work on intricate tasks such as chip architecture, circuit design, and verification to ensure the efficiency and reliability of semiconductor products. These engineers play a crucial role in advancing technology and enabling innovations in various industries. Play Video Job Description Date posted 09/06/2026 Category Engineering Hire Type Employee Job ID 18585 Remote Eligible No Date Posted 09/06/2026 We Are Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow. You Are You have spent years building RTL that tapes out clean, not almost clean, actually clean, and you know the difference between a subsystem that works in simulation and one that survives silicon. The dopamine rush you get from first-time-right RTL is real, and it is what keeps you coming back to the hardest parts of digital design. You have driven multiple tape-outs and learned that the architecture decisions you make in week two will either save or sink the team in month six. You think in hierarchies, timing paths, and power domains without losing sight of what the block is actually supposed to do. Working with verification teams does not slow you down, it sharpens your thinking, and you write RTL that makes their job possible, not harder. You are comfortable owning a subsystem from spec to release, navigating ambiguity, making tradeoffs, and driving cross-functional work without waiting for someone else to connect the dots. At Synopsys, you will work on complex IP and subsystems that power the semiconductor industry, and the RTL you write will matter. What You'll Be Doing Own the full lifecycle of complex subsystem design from requirements and architecture through RTL development, verification collaboration, implementation handoff, and final release Craft subsystem architecture and functional specifications, define micro-architecture, and write production-quality RTL using industry best practices Drive RTL quality checks including lint, CDC, RDC, and work closely with verification teams to ensure functional correctness and coverage closure Integrate and design around standard protocols including PCIe, DDR, UFS, USB, and AMBA-based interconnects Implement low power design techniques across clock gating, power gating, and multi-voltage domains, ensuring power intent is captured and verified Collaborate with logic synthesis, STA, and physical design teams to ensure timing closure, develop synthesis constraints, and resolve equivalence check issues Work with DFT teams to architect scan, MBIST, and other testability features into your subsystems from the start The Impact You Will Have Your RTL will tape out in production silicon used by leading semiconductor companies building next-generation AI, automotive, and mobile So Cs The subsystems you architect will enable faster time-to-market for Synopsys IP customers who depend on proven, reusable, and robust design blocks Your attention to RTL quality and first-time-right design will reduce verification cycles, implementation iterations, and post-silicon debug time across the product The protocols and low power techniques you implement will directly influence power, performance, and area outcomes in customer chips Your collaboration with cross-functional teams will set the standard for how design, verification, and implementation work together on complex projects The design practices and methodologies you bring will influence how the team approaches architecture, coding standards, and release quality Your ability to drive projects to completion will unlock new IP releases and product milestones that depend on subsystem readiness What You'll Need Bachelor's or Master's degree in Electronics Engineering, Electrical Engineering, Computer Engineering, or equivalent technical field 8+ years of hands-on RTL design experience with multiple tape-outs under your belt, ideally in complex IP, subsystems, or So C blocks Deep proficiency with Verilog or System Verilog and proven ability to write synthesizable, timing-clean, low power RTL at scale Strong working knowledge of standard protocols such as PCIe, DDR, UFS, USB, or AMBA (AXI, AHB, APB) Hands-on experience with low power design techniques including clock gating, power gating, retention, UPF, and multi-voltage domain architecture Solid understanding of logic synthesis, constraint development (SDC), static timing analysis (STA), and equivalence checking flows Familiarity with DFT concepts including scan insertion, ATPG, MBIST, and how testability requirements shape design architecture, experience working directly with DFT teams is a plus Who You Are You can take a high-level requirement document and turn it into a clean subsystem architecture without needing every detail spelled out for you You write RTL that passes lint, CDC, and synthesis checks on the first pass because you think about those constraints while you code, not after You can sit in a room with verification engineers, implementation leads, and DFT architects and walk out with a plan that actually works for everyone You push back when a specification is ambiguous or a timeline does not account for real design complexity, and you do it in a way that moves the conversation forward You are organized enough to manage multiple release phases, cross-functional dependencies, and shifting priorities without dropping threads You care about the quality of what you release, not just hitting the schedule, and you know how to balance both The Team You'll Be Part Of Your recruiter will share more about the team structure and mission during the interview process. Rewards and Benefits We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process. At Synopsys, we want talented people of every background to feel valued and supported to do their best work. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, age, military veteran status, or disability. Apply Save Job test Share Email Linked In X Facebook Benefits At Synopsys, innovation is driven by our incredible team around the world. We feel honored to work alongside such talented and passionate individuals who choose to make a difference here every day. We're proud to provide the comprehensive benefits and rewards that our team truly deserves. Visit Benefits Page Health & Wellness Comprehensive medical and healthcare plans that work for you and your family. Time Away In addition to company holidays, we have ETO and FTO Programs. Family Support Maternity and paternity leave, parenting resources, adoption and surrogacy assistance, and more. ESPP Purchase Synopsys common stock at a 15% discount, with a 24 month look-back. Retirement Plans Save for your future with our retirement plans that vary by region and country. Compensation Competitive salaries. ** Benefits vary by country and region - check with your recruiter to confirm Get an idea of what your daily routine around the office can be like Explore Bengaluru View Map Hiring Journey at Synopsys Apply When you apply to join us, your resume, skills, and experience are first reviewed for consideration. Phone Screen Once your resume has been selected, a recruiter and/or hiring manager will reach out to learn more about you, share more about the role, and answer any questions you might have. Interview Next up is interviewing (in person or virtual). You’ll be invited to meet with members of the hiring team to discuss your skills and experience, and what you’re looking for in your next role. Offer Congratulations! When you have been selected for the role, your recruiter will reach out to make you a verbal offer (a written offer will follow your conversation), and we hope you accept! Onboarding There will be some steps you need to take before you start to ensure a smooth first day, including new hire documentation. Welcome! Once you’ve joined, your manager, team, and a peer buddy will help you get acclimated. Over the next few weeks, you’ll be invited to join activities and training to help you ramp up for a successful future at Synopsys! BROWSE JOBS Find the open role that’s right for you

Collected experience requirement

8+ years