Sr. Design Lead
Tessolve · Bangalore
Source and collection record
Last observed by our collector: . This is not a manual review or a confirmation from the employer.
Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.
Your application evidence checklist
Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.
0 of 2 checks marked. Keep unresolved requirements as questions for the employer.
Collected role description
<p class="MsoNormal"><b><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;">About Us:</span></b></p><p><b></b></p><b></b><p class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;">Tessolve is one of the largest global pureplay Digital ER&D silicon design services companies offering end-to-end turnkey new product design offerings with a unique combination of pre-silicon and post-silicon DNA to provide an efficient turnkey solution from silicon bring-up, and spec to the product design lifecycle. With a global engineering team of over 3200+ employees and a presence across 12 locations worldwide, Tessolve is a comprehensive one-stop product engineering services & technology solution provider. Our full services offerings span advanced silicon, hardware design, and embedded software capabilities, setting up Global Engineering Centres (GEC) bolstered by state-of-the-art infrastructure investments in silicon and system testing labs.</span></p><p></p><p class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;">Tessolve serves a diverse global clientele, including 9 of the top 10 semiconductor companies, OEMs & Tier 1 clients across multiple sectors, start-ups, and government & defense entities. Our global footprint includes offices in the United States, India, Singapore, Malaysia, Germany, United Kingdom, Canada, Netherlands, Japan, Taiwan, Thailand and the Philippines, with global delivery & testing labs strategically located in India, USA, Singapore, Germany and Malaysia. </span></p><p></p><p class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;">Visit us at <a href="http://www.tessolve.com" target="_blank" rel="noreferrer noopener">http://www.tessolve.com</a> to learn more.</span></p><p></p><p class="MsoNormal"><b><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;">Key Skills and Responsibilities:</span></b></p><p><b></b></p><b></b><ul style="margin-top:0cm;" type="disc"> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">8-12 years of experience in SoC/IP Design.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Expertise in Writing Detailed IP Specifications, Micro Architecture, IP design, Subsystem and SoC level integration.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Expertise on RTL Development. Follow Coding Standards, expertise on Lint, CDC tools, Verification and Debugging of test cases, code and functional coverage analysis.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">In-depth knowledge of Clocking Methodology, Low Power Implementation.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Hands on experience on writing constraints and exceptions, performing Synthesis, Timing Analysis and Design for Test Implementation.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Experience of power partitioning and usage of CPF/UPF.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Exposure to IP Design for ARM Microcontrollers based SoCs.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Good understanding of AMBA bus protocols (AXI, AHB, ATB, APB).</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Knowledge of one or more of the interface protocols, PCIe, DDR, Ethernet, I2C, UART, SPI.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Experience in Matlab Simulations and Implementing Signal Processing IPs like Digital Filters, Math Functions or FFT engines.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Experience in developing Security IPs for various Encryption standards.</span><p></p></li> <li class="MsoNormal" style="color:#0E2841;"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Experience in implementing On-chip Memory and Flash controllers.<b></b></span><p><b></b></p><b></b></li> </ul><p class="MsoNormal"><b><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;"> </span></b></p><p class="MsoNormal"><b><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;">Equal Opportunity Employer:</span></b><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;"></span></p><p></p><p class="MsoNormal"> </p><p class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;color:#0E2841;">At Tessolve, we are committed to fostering a workplace that embraces and celebrates diversity in all its forms. We believe that diverse teams drive innovation, creativity, and success. We are dedicated to creating an inclusive environment where all employees, regardless of their race, color, religion, gender, gender identity or expression, sexual orientation, national origin, genetics, disability, age, or veteran status, feel valued and respected. We believe in fair and equitable treatment for all employees and aim to eliminate any biases or barriers that may hinder personal or professional growth.</span></p><p></p>
Collected experience requirement
9 - 13 Years