Browse current jobs

Design Lead

Tessolve · Bangalore

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

<p class="MsoNormal"><b style="font-family:Calibri, sans-serif;">Job Overview</b></p><p class="MsoNormal"><font face="Calibri, sans-serif">Join Tessolve, a leading player in digital engineering and design services, as a Senior Verification Engineer. Contribute by verifying IP and SOC interfaces using SystemVerilog and advanced verification methodologies. Play a key role in integrating virtual interface peripherals, ensuring high-speed serial and SOC interfaces are efficiently verified. Engage in a multinational environment, contributing to advanced silicon products that serve top industry clients. Enhance your career by leveraging Tessolve's global presence and cutting-edge testing infrastructure.</font></p><p class="MsoNormal"><b style="font-family:Calibri, sans-serif;">Job Designation</b><span style="font-family:Calibri, sans-serif;">: Senior Verification Engineer</span></p><p class="MsoNormal"><font face="Calibri, sans-serif"><b>Years of Exp</b>: 8 to 15 years</font></p><p class="MsoNormal"><font face="Calibri, sans-serif"><b>Job Location</b>: Global (Tessolve offices worldwide)</font></p><p class="MsoNormal"><b style="font-family:Calibri, sans-serif;">What you'll do</b></p><p class="MsoNormal"><font face="Calibri, sans-serif">· Verify IP and SOC interfaces using SystemVerilog (SV) and UVM methodologies</font></p><p class="MsoNormal"><font face="Calibri, sans-serif">· Integrate and verify virtual interface peripherals in silicon designs</font></p><p class="MsoNormal"><font face="Calibri, sans-serif">· Ensure coverage closure, including code and functional aspects</font></p><p class="MsoNormal"><font face="Calibri, sans-serif">· Prepare technical documentation, including testbench and test plan specifications</font></p><p class="MsoNormal"><b style="font-family:Calibri, sans-serif;">Who you are</b></p><p class="MsoNormal"><font face="Calibri, sans-serif">· </font><span style="color:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;font-size:11pt;font-style:inherit;font-weight:inherit;">IP verification Using SV/UVM</span></p><ul type="disc" style="margin-bottom:0cm;color:rgb(36,36,36);font-family:'Segoe UI', '-apple-system', BlinkMacSystemFont, Roboto, 'Helvetica Neue', sans-serif;font-size:15px;margin-top:0cm;"><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><b><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Interconnect Protocols: .DDR/PCIe/Mipi/USB/ Ethernet/CXL/UCI/UFS</span></b></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">High Speed Serial Interfaces: PCIe or UCIe or USB or Ethernet or UPF or DDR</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Coverage Closure: Code, Functional and Toggle</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Tools: Synopsys VCS or Cadence Incisive</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Technical Documentation: Testbench Specification, Test Plan Specification</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Good exposure to Scripting skills like Perl or Python or Shell or TCL</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Bachelors in Electronics Engineering is a minimum requirement</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Masters in Electronics or Computer Science Engineering is an added advantage</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">8 to 15 years minimum</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Exposure to working in multi-national environment is required</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">Excellent oral and written communication skills is a must.</span></li><li class="x_MsoNormal" style="margin:0cm;font-size:12pt;font-family:Aptos, sans-serif;color:rgb(14,40,65);"><span style="border:0px;font-style:inherit;font-variant:inherit;font-weight:inherit;font-size:11pt;line-height:inherit;font-family:Calibri, sans-serif, serif, EmojiFont;margin:0px;padding:0px;vertical-align:baseline;color:inherit;">An attitude to learn and grow. Adaptability and flexibility are desired.</span></li></ul>

Collected experience requirement

8 - 10 Years