Sr. Design Engineer 2

Tessolve · Bangalore

Source and collection record

Last observed by our collector: 9 October 2026 at 12:25 am IST. This is not a manual review or a confirmation from the employer.

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

<h2>Key Responsibilities</h2><ul> <li> Develop micro-architecture specifications based on system requirements. </li> <li> Design and implement RTL using Verilog/SystemVerilog. </li> <li> Perform RTL coding, linting, CDC checks, and synthesis. </li> <li> Work closely with verification teams for testbench support and debug. </li> <li> Participate in design reviews and provide technical solutions. </li> <li> Perform block-level and SoC-level integration. </li> <li> Support STA, DFT, and physical design teams during implementation. </li> <li> Analyze and debug functional and timing issues. </li> <li> Ensure design meets power, performance, and area (PPA) targets. </li> <li> Collaborate with cross-functional teams including firmware and validation. </li> </ul><hr /><h2>Required Skills & Qualifications</h2><ul> <li> 5–8 years of hands-on experience in RTL design for ASIC/SoC. </li> <li> Strong expertise in Verilog/SystemVerilog. </li> <li> Experience in micro-architecture and high-speed digital design. </li> <li> Good understanding of synthesis, STA, CDC, and low-power design concepts. </li> <li> Experience with industry-standard EDA tools (e.g., Synopsys, Cadence, Mentor). </li> <li> Strong debugging and problem-solving skills. </li> <li> Knowledge of scripting languages (Perl/Python/TCL) is a plus. </li> <li> Familiarity with AMBA protocols (AXI/AHB/APB) preferred. </li> <li> Experience in IP integration and SoC architecture. </li> </ul><hr /><h2>Preferred Qualifications</h2><ul> <li> Experience in high-speed interfaces (PCIe, USB, Ethernet, DDR, etc.). </li> <li> Exposure to low-power design techniques (UPF/CPF). </li> <li> Experience in 7nm/5nm or advanced technology nodes is an advantage. </li> <li> Knowledge of FPGA prototyping is a plus. </li> </ul><hr /><h2>Education</h2> <ul> <li> B.E./B.Tech or M.E./M.Tech in Electronics / Electrical / VLSI / related field.</li></ul>

Collected experience requirement

5 - 8 Years