Browse current jobs

Sr. Design Lead

Tessolve · Remote

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

<p class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;"> </span><strong style="font-family:Roboto, '-apple-system', BlinkMacSystemFont, 'Segoe UI', Arial, sans-serif;">About Us:</strong></p><span></span><p>Tessolve is one of the largest global pureplay Digital ER&D silicon design services companies offering end-to-end turnkey new product design offerings with a unique combination of pre-silicon and post-silicon DNA to provide an efficient turnkey solution from silicon bring-up, and spec to the product design lifecycle. With a global engineering team of over 3200+ employees and a presence across 12 locations worldwide, Tessolve is a comprehensive one-stop product engineering services & technology solution provider. Our full services offerings span advanced silicon, hardware design, and embedded software capabilities, setting up Global Engineering Centres (GEC) bolstered by state-of-the-art infrastructure investments in silicon and system testing labs.</p><p>Tessolve serves a diverse global clientele, including 9 of the top 10 semiconductor companies, OEMs & Tier 1 clients across multiple sectors, start-ups, and government & defense entities. Our global footprint includes offices in the United States, India, Singapore, Malaysia, Germany, United Kingdom, Canada, Netherlands, Japan, Taiwan, Thailand and the Philippines, with global delivery & testing labs strategically located in India, USA, Singapore, Germany and Malaysia.</p><p>Visit us at <a id="menurlf" href="http://www.tessolve.com" class="fui-Link ___1q1shib f2hkw1w f3rmtva f1ewtqcl fyind8e f1k6fduh f1w7gpdv fk6fouc fjoy568 figsok6 f1s184ao f1mk8lai fnbmjn9 f1o700av f13mvf36 f1cmlufx f9n3di6 f1ids18y f1tx3yz7 f1deo86v f1eh06m1 f1iescvh fhgqx19 f1olyrje f1p93eir f1nev41a f1h8hb77 f1lqvz6u f10aw75t fsle3fq f17ae5zn" title="http://www.tessolve.com/">http://www.tessolve.com</a> to learn more.</p><p><strong>Key Skills and Responsibilities:</strong></p><p></p><ul style="margin-top:0cm;" type="disc"><li>10 to 15 years of experience in SoC/IP Design.</li><li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Should have solid experience in very large SoC Integration in a highly complex Front-end environment </span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Should have worked on at least 2 SoC integration project completing RTL freeze</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Able to analyse/define/develop/write micro-Architecture specification for a sub-system</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Interact with Architect/stakeholders and understand the Module/Sub-system requirements</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Should be able to own and drive Quality check of the sub-system &#40;CDC, RDC, Lint, DFT Lint&#41; and take to closure</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Able to write glue logic/gasket/bridge modules as required</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Should have solid experience in working with teams across multiple time zones</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Experience in working large SoC/Chiplet design . Designs with Multi Clock/Reset/Voltage and Power domain</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Able to review and provide timing constraints at sub-system level. Need to co-ordinate with implementation team</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Experience in High-speed protocol based sub-system like PCIE SS, Ethernet SS, LPDDR is a most preferred</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Need to be self-driven and committed.</span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Need to be agile, delivering results in a dynamic SoC development </span><p></p></li> <li class="MsoNormal"><span style="font-size:11pt;font-family:Calibri, sans-serif;">Need to be adept in finding design solution at SoC level</span></li></ul><p><strong>Equal Opportunity Employer:</strong></p><p></p><p>At Tessolve, we are committed to fostering a workplace that embraces and celebrates diversity in all its forms. We believe that diverse teams drive innovation, creativity, and success. We are dedicated to creating an inclusive environment where all employees, regardless of their race, color, religion, gender, gender identity or expression, sexual orientation, national origin, genetics, disability, age, or veteran status, feel valued and respected. We believe in fair and equitable treatment for all employees and aim to eliminate any biases or barriers that may hinder personal or professional growth.</p>

Collected experience requirement

10 - 13 Years