Browse current jobs

Analog Design Engineer

Texas Instruments · Bangalore

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Employer requisition: 25009778

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 2 years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Change the world. Love your job. Texas Instruments (TI) is out front and ready for the next big challenge. Our innovations are at the core of nearly every electronics product in use today. And it doesn't stop there. We're developing breakthrough technology to power the world's future innovations as well. TI is committed to building a better future — from the responsible manufacturing of our semiconductors, to caring for our employees, to giving back inside our communities. Put your talent to work with us. This is a great opportunity to be part of an established team that's continuing to look for growth opportunities, working with worldwide leading customers and developing cutting edge solutions in the areas of consumer electronics, mobile computing and communications. In this role, responsibilities may include: Design of I/O circuits like GPIOs (failsafe, non-failsafe), level shifters, LVDS I/O, bandgap, LDO, multi-voltage buffers etc and optimize for power/performance/area Ensure design robustness through comprehensive PVT corner simulations, reliability analysis, monte carlo analysis. Post layout simulations and ability to debug and provide guidance to the layout engineer as needed Detailed analysis and documentation of the verification data Understanding and providing inputs on dotlibs, verilog, Ibis data generation Collaborate with cross functional team to enable seamless integration of IP at So C Minimum requirements: Bachelor's degree in Electrical Engineering 2 years of relevant experience PREFERRED QUALIFICATIONS: Strong understanding of CMOS transistors, short channel effects etc. Experience in design of I/O types (Failsafe and Non-Failsafe), multi-voltage design, LVDS Knowledge of ESD protection schemes, I/O standards, dotlibs, verilog, IBIS Optimize I/O for performance, power, area Able to run comprehensive PVT corner simulations, reliability analysis, monte carlo analysis, and signal integrity checks (crosstalk/ISI) Ability to establish strong relationships with key stakeholders critical to success, both internally and externally Strong verbal and written communication skills Ability to quickly ramp on new systems and processes Demonstrated strong interpersonal, analytical and problem-solving skills Ability to work in teams and collaborate effectively with people in different functions Ability to take the initiative and drive for results Strong time management skills that enable on-time project delivery Bachelor's Degree

Collected experience requirement

2 years