SRAM Bitcell Engineer

Texas Instruments · Bangalore

Source and collection record

Last observed by our collector: 9 October 2026 at 12:25 am IST. This is not a manual review or a confirmation from the employer.

Employer requisition: 25016644

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

expertise in device physics, circuit design, and process technology, combined with proven technical leadership and project management skills. You will spearhead the design and optimization of next-generation SRAM bitcells for implementation across multiple TI product lines. Key Responsibilities - Technical Leadership:- design, development, and implementation of SRAM bitcells at advanced CMOS nodes - Define and establish bitcell performance specifications and qualification requirements - Lead innovation initiatives in process technology and circuit design to achieve best-in-class memory performance and yield metrics - Conduct detailed technical reviews and provide guidance on design tradeoffs and optimization strategies - Establish design methodologies, standards, an...