STA Engineer

Texas Instruments · Bangalore

Source and collection record

Last observed by our collector: 9 October 2026 at 12:25 am IST. This is not a manual review or a confirmation from the employer.

Employer requisition: 25018127

Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 3+ years.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Retained employer experience wording: 3+ yearsAttendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

About ASM Auto: ASM (Application specific Microcontroller) business powers automotive and industrial MCU across multiple applications. ASM is now working on next generation Automotive MCU platform for all kind of vehicle applications e.g. Traction motor control, Charging, Lighting and Heating control, IC Engine management etc. This platform will churn out multiple differentiated products for Zonal networking in Software defined Vehicles (SDV) and superior real time control for EV Cars. Great opportunity to be part of this grounds up platform development across process nodes, IPs and So Cs. https://www.ti.com/applications/automotive/overview.html What will you be doing in this role as a STA Engineer? As an STA engineer in the team, you will be part of the STA team responsible for analysis and timing closure of the automotive MCU Cores. What do we expect from you? Bachelor or Master’s degree in Electrical engineering. 3+ years’ experience in STA roles Experience with constraints development of block level designs and at the chip level too Good understanding of concepts like: Margins, OCV, timing corners Group and Path based analysis Functional and Test Mode constraints merging IO STA: Deriving constraints from chip/protocol interface specs and analysis ILM/ timing models for blocks Crosstalk analysis Hands on working experience with one or more of the below areas: Experience with planning, setting up and managing the STA runs for design (preferably at the chip level) Experience with analysis of reports, deriving fixes and working with the PD team to drive the timing ECOs Working with DFT team to understand the DFT architecture and help derive the test mode constraints Good working knowledge of timing signoff tools like Primetime or Tempus Bachelor's Degree

Collected experience requirement

3+ years