Staff STA Engineer
onsemi India · Bangalore
Source and collection record
Last observed by our collector: . This is not a manual review or a confirmation from the employer.
Employer requisition: 2506721
Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.
Your application evidence checklist
Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.
0 of 3 checks marked. Keep unresolved requirements as questions for the employer.
Collected role description
Description OnSemi is seeking a Staff STA Engineer, NEW PRODUCT DEVELOPMENT, Power Management, to join our growing team in Bengaluru, India. This group is responsible for development of Power management products including DC-DC PMIC/POL, Multiphase controllers, Dr. MOS, AC-DC converters, LED drivers, SiC drivers, Switches and efuses for consumer, industrial and automotive applications. #LI-VS1 Responsibilities STA Lead with expertise in timing constraints handling for different fullchip IO protocol (I2C, DDR, USB etc…) Generating ECO for timing closure for complex multi power domain designs Good experience in running STA regression with high number of modes/corners efficiently. Power recovery with STA signoffDebug constraint issues in P&R environment LEC/Low power checks experience Solid understanding of Verilog, TCL and Perl/Python/XML programming languages Strong in problem solving with deep understanding of technical issues. Candidate should have keen eye to improve existing flow and methods with positive impact on PPA. #LI-VS1 Qualifications BE in Electrical Engineering or related + 6 years of experience, or M.Tech + 5 years of experience in working and leading Digital Design, Architecture and ASIC/Mixed signal chip developments Solid understanding of RTL design, CDC, ASIC synthesis, timing analysis and CDC, P&R, UPF Solid understanding of Verilog, TCL and Perl/Python/XML programming languages Solid track record of releasing complex ICs to market Ability to clearly articulate issues, challenges, and concerns to all levels of management Must have good written and verbal cross-functional communication skills #LI-VS1
Collected minimum qualification
Solid understanding of RTL design, CDC, ASIC synthesis, timing analysis and CDC, P&R, UPF
Collected experience requirement
BE in Electrical Engineering or related + 6 years of experience, or M.Tech + 5 years of experience in working and leading Digital Design, Architecture and ASIC/Mixed signal chip developments