Browse current jobs

Senior Design Verification Engineer

onsemi India · Bangalore

Apply on employer website

Source and collection record

Read the employer source

Last observed by our collector: . This is not a manual review or a confirmation from the employer.

Employer requisition: 2505954

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

We are looking to expand our team with a Senior Digital IC Verification Engineer . You will help us develop IP for next generation Automotive, Industrial & Medical products. The successful candidate will participate in the design of complex mix-signal IPs and have familiarity with analog blocks such as DACs, ADCs, PLL and wireless interface etc. Responsibilities: What You’ll Do Define the verification strategy and the detailed verification plans for blocks and systems Coordinate/lead the verification activities in the project teams Develop System Verilog/UVM environments for blocks and top-level SoCs Debug functional errors in RTL Participate to verification methodology improvement activities #LI-RG1 We are looking to expand our team with a Senior Digital IC Verification Engineer . You will help us develop IP for next generation Automotive, Industrial & Medical products. The successful candidate will participate in the design of complex mix-signal IPs and have familiarity with analog blocks such as DACs, ADCs, PLL and wireless interface etc. Responsibilities: What You’ll Do Define the verification strategy and the detailed verification plans for blocks and systems Coordinate/lead the verification activities in the project teams Develop System Verilog/UVM environments for blocks and top-level SoCs Debug functional errors in RTL Participate to verification methodology improvement activities #LI-RG1 What You’ll Need Minimum BS/MS in Electrical Engineering or related technical field Minimum 3 years of digital verification experience Solid understanding of verification best practices such as verification planning, requirements tracking, and functional coverage In-depth knowledge and some years of proven experience in state-of-the-art verification methodologies (e.g. UVM), constrained random driven verification, assertion based verification, test environment architecture & creation, regression management, coverage collection Excellent English written and verbal communication skills What Else You May Bring Experience with Project/task leadership Verification of signal processing components 3rd party verification IP deployment Programming skills – Python, Tcl, embedded software #LI-RG1

Collected minimum qualification

Minimum BS/MS in Electrical Engineering or related technical field

Collected experience requirement

Minimum 3 years of digital verification experience