Principal AMS Verification Engineer
onsemi India · Bangalore
Source and collection record
Last observed by our collector: . This is not a manual review or a confirmation from the employer.
Employer requisition: 2506068
Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.
Your application evidence checklist
Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.
0 of 3 checks marked. Keep unresolved requirements as questions for the employer.
Collected role description
OnSemi is seeking a Principal Analog Mixed Signal Verification Engineer, NEW PRODUCT DEVELOPMENT, Power Management, to join our growing team in Bengaluru, India. This group is responsible for development of Power management products including DC-DC PMIC/POL, Multiphase controllers, Dr. MOS, AC-DC converters, LED drivers, SiC drivers, Switches and efuses for consumer, industrial and automotive applications. In this role, you will focus on the following Complete AMS verification ownership of a Product (Define and execute) Hands-on verification of Analog Mixed-Signal simulations. Participate with Design team to Enable the Behavioral Modeling requirements Collaborate with cross-functional teams for seamless integration within the overall system Come up with methods to improve efficiency in verification processes. Contribute to the overall success of the team by actively participating in debugging sessions, providing valuable insights, and maintaining effective communication within the team. Work in methodology development team to establish, streamline and enhance new and existing AMS DV related development method, coding process and integration flows #L1-LK1 Expert-level knowledge in Analog Mixed-Signal simulations Expert-level modeling of Analog blocks using SV Real Modeling / Verilog-AMS /Verilog-A Proficient on using design and verification languages: Verilog, System Verilog, and System Verilog Assertions (SVA). Proficient on Design Verification development process, from specification to test plan, to configurable test bench, drivers and checkers setup, to test suite building to meet functional and code coverage goals Experience in verifying Power Management Blocks Proficiency in scripting languages such as PERL, TCL, Python Excellent communication skills with a collaborative and team-oriented mindset Ability to quickly ramp on new systems and processes #L1-LK1 BE in Electrical Engineering or related +10 years of experience, or MS + 8 years of experience in AMS verification #L1-LK1
Collected minimum qualification
#L1-LK1
Collected experience requirement
BE in Electrical Engineering or related +10 years of experience, or MS + 8 years of experience in AMS verification