Staff Analog Design Engineer
onsemi India · Bangalore
Source and collection record
Last observed by our collector: . This is not a manual review or a confirmation from the employer.
Employer requisition: 2506363
Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.
Your application evidence checklist
Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.
0 of 3 checks marked. Keep unresolved requirements as questions for the employer.
Collected role description
OnSemi is seeking a Staff Analog design Engineer, NEW PRODUCT DEVELOPMENT, Power Management, to join our growing team in Bengaluru, India. This group is responsible for development of Power management products including WBG Drivers (SiC, GaN), LED drivers, Switches/efuses/Hotswap controllers, DC-DC PMIC/POL, Multiphase controllers, Dr. MOS for consumer, industrial and automotive applications. In this role, you will focus on the following. Design and develop a complex analog IP or lead a couple of analog block from definition to IP delivery Design and simulation at the block/IP level during execution phase, present the block results to review team in timely manner. Work with and provide guidance to physical designers and monitors the progress of IP block layout Work with validation, product engineering and test engineering teams to enable them to measure Si performance Own technical outcomes of design, verification, implementation, and execution of power management IPs with complexities that can span from simple regulators to complex mixed-signal designs and control loops Able to plan and execute the work in timely manner aligning with full chip schedule. #LI-RG1 Design and develop a complex analog IP or lead a couple of analog block from definition to IP delivery Design and simulation at the block/IP level during execution phase, present the block results to review team in timely manner. Work with and provide guidance to physical designers and monitors the progress of IP block layout Work with validation, product engineering and test engineering teams to enable them to measure Si performance Own technical outcomes of design, verification, implementation, and execution of power management IPs with complexities that can span from simple regulators to complex mixed-signal designs and control loops Able to plan and execute the work in timely manner aligning with full chip schedule. #LI-RG1 BS in Electrical Engineering or related 8+ years of experience, or MS 6+ years of experience Qualification Solid track record of delivering block/IP level design Sound knowledge in CMOS analog design, CMOS fundamentals and related simulation tools Good communication skills to make detailed technical presentations Good understanding of various Power Converters such as Buck, Boost, LDOs, gate drivers, comparators, linear regulators gm-stage and relevant Analog building blocks Experience in WBG Drivers (SiC, GaN), LED drivers, Switches/efuses/Hotswap controllers will be a plus Strong Analog IC design skills, debug of complex silicon problems using simulations and/or bench testing Understanding of large power transistor (LDMOS) Design, Layout, and Robustness Experience in system tools such as Simplis or MATLAB for architectural simulations, Cadence Spectre for schematic capture, simulation, layout, and tape-out Strong verbal and written communication skills Ability to quickly ramp on new systems and processes Demonstrated strong interpersonal, analytical and problem-solving skills Ability to work in teams #LI-RG1
Collected minimum qualification
Solid track record of delivering block/IP level design
Collected experience requirement
BS in Electrical Engineering or related 8+ years of experience, or MS 6+ years of experience