ENGR PRIN, DESIGN LAYOUT; DSGN

We are looking for Principal Analog Layout Engineers to join our Image Sensor team. The ideal candidate will have strong expertise in analog and mixed-signal layout design, with the ability to independently drive complex layout blocks, mentor junior engineers, and contribute to layout methodologies and quality improvements. Lead physical layout implementation of complex analog and mixed-signal blocks such as ADCs, PLLs, Bandgaps, References, LDOs, Bias circuits, and image sensor-related analog IPs. Independently own block-level layout activities from floorplanning through verification and final signoff. Drive layout architecture discussions, floorplanning strategies, matching requirements, power planning, shielding, and area optimization. Ensure high-quality execution through DRC, LVS, ERC, EM/IR, density, reliability, and other tapeout quality checks. Collaborate closely with circuit designers to optimize performance, area, and schedule. Identify layout-related risks early and propose mitigation plans. Mentor junior layout engineers and provide technical guidance on best practices and layout methodologies. Contribute to layout automation, productivity improvements, and development of reusable methodologies. Participate in design reviews and support project execution across multiple product generations. 12-15 years experience in analog layout design Strong hands-on experience with Cadence Virtuoso. Expertise in physical verification flows. Solid understanding of: Device matching and common-centroid techniques Symmetry and critical analog routing Shielding and noise isolation Power planning and substrate management ESD and reliability considerations Proven ability to independently handle complex analog layout blocks and drive closure. Strong debugging and problem-solving skills. Effective communication skills.