Senior Staff Verification Engineer For Worldguard
SiFive · Bangalore
Source and collection record
Last observed by our collector: . This is not a manual review or a confirmation from the employer.
Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 10+ years.
Your application evidence checklist
Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.
0 of 3 checks marked. Keep unresolved requirements as questions for the employer.
Collected role description
Job Description: Core Responsibilities Verification Planning: Analyze architectural specifications to define verification strategies and create comprehensive test plans that outline test cases, checkers, and coverage goals. Testbench Development: Design and implement scalable, reusable, and constrained-random verification environments using System Verilog and UVM (Universal Verification Methodology). Stimulus & Constraint Generation: Write complex sequences and constrained-random tests to stress-test the IP across corner cases. Debugging: Perform deep-dive root cause analysis on RTL design failures and testbench issues using waveform viewers (e.g., Verdi, Sim Vision). Coverage Closure: Define and track functional and code coverage metrics. Write cover groups and cover points to ensure all architectural features have been exercised. Must have knowledge about the RISC-V and Processor based verification using C. Must have knowledge about the security architecture and fully independent to own and deliver. Languages : System Verilog, Verilog, Python/Perl (scripting), C/C++ Methodologies UVM (highly preferred), OVM, or VMM Protocols AXI, AHB, Requirements: 10+ years of experience in DV preferably in CPU verification with a Bachelor’s or Master’s in Engineering Proficiency in System Verilog and UVM methodology. Very good object-oriented programming skills. Any CPU architecture knowledge (x86, ARM or RISC-V) with test writing/test plan implementation experience. Any scripting knowledge, preferably python. Bus interface knowledge like AXI or PCIE Integration experience with third party VIPs like bus VIPs. CPU micro-arch knowledge. Additional Information: This position requires a successful background and reference checks and satisfactory proof of your right to work in: India Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals. Si Five is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. Championed by leaders who chose to make a real difference, Si Five led the RISC-V revolution—creating a tremendous wave with the strength to remove economic hurdles and create opportunities for all. Now that we’ve made history, you have the opportunity to write the future. If you love to be challenged, you can join the best of the best and get rewarded for doing something that truly matters.
Collected experience requirement
10+ years