Engineer / Staff / Sr. Staff Engineer - CPU Verification (RAS)
SiFive · Hyderabad
Source and collection record
Last observed by our collector: . This is not a manual review or a confirmation from the employer.
Job type and experience labels are automated discovery categories. The employer determines eligibility. Retained employer experience wording: 1+ years.
Your application evidence checklist
Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.
0 of 3 checks marked. Keep unresolved requirements as questions for the employer.
Collected role description
Job Description: About the Role We are looking for talented engineers across multiple experience levels to ensure the highest quality of our CPU IP. Whether you are an emerging engineer looking to grow your skills or an industry veteran ready to architect complex verification environments, you will play a crucial role in our ASIC design cycle. The exact scope of your responsibilities, technical ownership, and leveling will be tailored to your experience and demonstrated capabilities. Key Responsibilities Develop, maintain, and enhance block-level and sub-system testbenches using System Verilog and UVM. Extract verification requirements from architecture specifications and participate in test plan reviews. Write directed and constrained-random tests to achieve high functional and code coverage metrics. Debug simulation failures and collaborate closely with RTL designers to resolve complex issues. Maintain and optimize automated regression setups. Mandatory Requirements 1+ years of experience with a Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or a related field Strong foundational grasp of advanced computer architecture (pipelines, memory hierarchies, caches). Knowledge in System Verilog (SV) and the Universal Verification Methodology (UVM). Deep understanding of hardware verification concepts, including constrained-random stimulus generation and coverage-driven verification. Familiarity with scripting languages (e.g., Python, Perl, Bash) to automate workflows. Preferred Qualifications Working knowledge of Reliability, Availability, and Serviceability (RAS) architecture. Proven experience or familiarity with RAS verification techniques, including error correction code (ECC) testing, parity generation/checking, data poisoning, and hardware fault injection. Comprehensive knowledge of the RISC-V Instruction Set Architecture (ISA) and custom extensions. Additional Information: This position requires a successful background and reference checks and satisfactory proof of your right to work in: India Any offer of employment for this position is also contingent on the Company verifying that you are a authorized for access to export-controlled technology under applicable export control laws or, if you are not already authorized, our ability to successfully obtain any necessary export license(s) or other approvals. Si Five is an equal opportunity employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. Championed by leaders who chose to make a real difference, Si Five led the RISC-V revolution—creating a tremendous wave with the strength to remove economic hurdles and create opportunities for all. Now that we’ve made history, you have the opportunity to write the future. If you love to be challenged, you can join the best of the best and get rewarded for doing something that truly matters.
Collected experience requirement
1+ years