PD PNR Engineer

AMD · Bangalore

Source and collection record

Last observed by our collector: 9 October 2026 at 12:45 am IST. This is not a manual review or a confirmation from the employer.

Employer requisition: 92544

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Collected minimum qualification: Benefits offered are described:  <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career. <h1>MTS Silicon Design Engineer – Tile PnR</h1><h2>Role Summary</h2>Responsible for end-to-end physical implementation and convergence of complex SoC/IP tiles. The engineer will drive floorplanning, place-and-route, timing closure, power and area optimization, physical verification readiness, and ECO implementation while collaborating closely with RTL, architecture, CAD, timing, clocking, and full-chip teams. Expected to independently own critical tiles, deliver high-quality milestones, and contribute to methodology and automation improvements.<h2>Key Responsibilities</h2><ul><li>Own end-to-end implementation and convergence of assigned tiles from netlist handoff to signoff.</li><li>Drive floorplanning, placement, CTS, routing, timing, power, congestion, and area optimization.</li><li>Perform timing analysis and implement setup/hold/ECO fixes to achieve QoR targets.</li><li>Debug implementation issues related to timing, congestion, DRC, EMIR, CDC, and physical integration.</li><li>Collaborate with RTL, Architecture, Clocking, DFT, Integration, and CAD teams to resolve design challenges.</li><li>Support milestone deliveries and ensure quality execution aligned with project schedules.</li><li>Develop automation, scripts, and improved methodologies to enhance productivity and convergence efficiency.</li><li>Mentor junior engineers and contribute to technical reviews, best practices, and knowledge sharing.</li></ul><h2>Required Qualifications</h2><ul><li>Bachelor’s or Master’s degree in Electrical/Electronics Engineering, VLSI, Computer Engineering, or related field.</li><li>7 to 10 years of experience in Physical Design or ASIC implementation.</li><li>Strong understanding of digital design fundamentals and VLSI implementation flows.</li><li>Hands-on experience with floorplanning, placement, CTS, routing, timing closure, and ECO implementation.</li><li>Good understanding of STA concepts, timing optimization, and physical design signoff requirements.</li><li>Proficiency in scripting using Tcl, Python, Perl, or Shell.</li><li>Strong debugging, analytical, and problem-solving skills.</li><li>Excellent communication and cross-functional collaboration abilities.</li></ul><h2>Preferred Experience</h2><ul><li>Experience in converging large and complex CPU, GPU, NOC, AI/ML, or networking tiles.</li><li>Exposure to advanced technology nodes (5nm, 4nm, 3nm or below).</li><li>Knowledge of power optimization, EMIR, CDC, RDC, and physical verification methodologies.</li><li>Experience with Synopsys Fusion Compiler, ICC2, PrimeTime, RedHawk, or equivalent EDA tools.</li><li>Proven track record of independently leading critical tiles and driving milestone deliveries.</li><li>Experience in PPA optimization, methodology development, AI-assisted PD flows, and automation initiatives.</li><li>Ability to guide junior engineers and act as a technical lead for assigned tiles.</li><li>#LI-BM2 </li></ul> Benefits offered are described: <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.

Collected minimum qualification

Benefits offered are described:  <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.

Collected preferred qualification

<h1>MTS Silicon Design Engineer – Tile PnR</h1><h2>Role Summary</h2>Responsible for end-to-end physical implementation and convergence of complex SoC/IP tiles. The engineer will drive floorplanning, place-and-route, timing closure, power and area optimization, physical verification readiness, and ECO implementation while collaborating closely with RTL, architecture, CAD, timing, clocking, and full-chip teams. Expected to independently own critical tiles, deliver high-quality milestones, and contribute to methodology and automation improvements.<h2>Key Responsibilities</h2><ul><li>Own end-to-end implementation and convergence of assigned tiles from netlist handoff to signoff.</li><li>Drive floorplanning, placement, CTS, routing, timing, power, congestion, and area optimization.</li><li>Perform timing analysis and implement setup/hold/ECO fixes to achieve QoR targets.</li><li>Debug implementation issues related to timing, congestion, DRC, EMIR, CDC, and physical integration.</li><li>Collaborate with RTL, Architecture, Clocking, DFT, Integration, and CAD teams to resolve design challenges.</li><li>Support milestone deliveries and ensure quality execution aligned with project schedules.</li><li>Develop automation, scripts, and improved methodologies to enhance productivity and convergence efficiency.</li><li>Mentor junior engineers and contribute to technical reviews, best practices, and knowledge sharing.</li></ul><h2>Required Qualifications</h2><ul><li>Bachelor’s or Master’s degree in Electrical/Electronics Engineering, VLSI, Computer Engineering, or related field.</li><li>7 to 10 years of experience in Physical Design or ASIC implementation.</li><li>Strong understanding of digital design fundamentals and VLSI implementation flows.</li><li>Hands-on experience with floorplanning, placement, CTS, routing, timing closure, and ECO implementation.</li><li>Good understanding of STA concepts, timing optimization, and physical design signoff requirements.</li><li>Proficiency in scripting using Tcl, Python, Perl, or Shell.</li><li>Strong debugging, analytical, and problem-solving skills.</li><li>Excellent communication and cross-functional collaboration abilities.</li></ul><h2>Preferred Experience</h2><ul><li>Experience in converging large and complex CPU, GPU, NOC, AI/ML, or networking tiles.</li><li>Exposure to advanced technology nodes (5nm, 4nm, 3nm or below).</li><li>Knowledge of power optimization, EMIR, CDC, RDC, and physical verification methodologies.</li><li>Experience with Synopsys Fusion Compiler, ICC2, PrimeTime, RedHawk, or equivalent EDA tools.</li><li>Proven track record of independently leading critical tiles and driving milestone deliveries.</li><li>Experience in PPA optimization, methodology development, AI-assisted PD flows, and automation initiatives.</li><li>Ability to guide junior engineers and act as a technical lead for assigned tiles.</li><li>#LI-BM2 </li></ul>

Collected experience requirement

7-10 years