Senior Physical Design Engineer - Server SoC & Chiplet Implementation

AMD · Hyderabad

Source and collection record

Last observed by our collector: 9 October 2026 at 12:45 am IST. This is not a manual review or a confirmation from the employer.

Employer requisition: 90827

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Collected minimum qualification: Benefits offered are described:  <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

ADVANCE YOUR CAREER. ADVANCE THE WORLD. At AMD, we believe technology has the power to solve the world’s most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future. Whether you’re designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we’ll advance your career. THE ROLE:<span style="margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}"> The focus of this role is to plan, build, and execute the Physical Design for complex Chiplets in Server SoC in advanced technology nodes. <span style="margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif; color: #000000;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335551550":6,"335551620":6,"335559738":0,"335559739":0,"335559740":240}"> <span style="margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}"> KEY RESPONSIBILITIES: <ul style="margin-top: 0in;"><li style="font-size: 12pt;">Hands on experience with Block level and Top-level physical implementation.</li><li style="font-size: 12pt;">Good understanding and hands-on experience in lower node technologies. (5nm or below)</li><li style="font-size: 12pt;">Drive the design and implementation of large design blocks from initial concept through to tape-out.</li><li style="font-size: 12pt;">Execute synthesis for high-speed designs and lead the Place and Route processes while meticulously analyzing design results for optimization.</li><li style="font-size: 12pt;">Collaborate closely with cross-functional teams, including RTL/Logic designers, to facilitate seamless integration and problem resolution.</li><li style="font-size: 12pt;">Demonstrate strong problem-solving and work well with cross-functional teams</li><li style="font-size: 12pt;">Good listening, writing, and speaking English</li><li style="font-size: 12pt;">Good communication skills, strong interpersonal skills and flexibility</li><li style="font-size: 12pt;">Dedicated, hardworking and good team player</li><li style="font-size: 12pt;">Familiar with Unix/Linux environment and good at scripts</li></ul> PREFERRED EXPERIENCE: <ul style="margin-top: 0in;"><li style="font-size: 12pt;">Hands on experience in place and route flows including multi-voltage designs</li><li style="font-size: 12pt;">Hands on experience in industry standard Place & Route tools such as Fusion Compiler , ICC2 and Innovus</li><li style="font-size: 12pt;">Hands on experience with any of synthesis, STA, or physical verification domains</li><li style="font-size: 12pt;">Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage areas, power-state tables, electrical checks using FM & VSI</li><li style="font-size: 12pt;">Good control over scripting languages like Python, PERL, TCL and strong debug capabilities</li></ul> ACADEMIC CREDENTIALS: <ul style="margin-top: 0in;"><li style="font-size: 12pt;">Masters or Bachelor’s degree in Electronics Engineering</li><li style="font-size: 12pt;">8-12 years of experience in Physical Design flow and methodology development on advanced nodes such as 5nm & 3nm</li><li style="font-size: 12pt;">Proficiency in one or more scripting languages namely Tcl, Perl, sed/awk</li><li style="font-size: 12pt;">Strong problem-solving skills and analytical thinking</li><li style="font-size: 12pt;">Team player, good work ethic, and excellent communication skills</li></ul> #LI-PK2 Benefits offered are described: <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.

Collected minimum qualification

Benefits offered are described:  <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.

Collected preferred qualification

THE ROLE:<span style="margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}"> The focus of this role is to plan, build, and execute the Physical Design for complex Chiplets in Server SoC in advanced technology nodes.   <span style="margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif; color: #000000;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335551550":6,"335551620":6,"335559738":0,"335559739":0,"335559740":240}">  <span style="margin: 0px; padding: 0px; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}"> KEY RESPONSIBILITIES:  <ul style="margin-top: 0in;"><li style="font-size: 12pt;">Hands on experience with Block level and Top-level physical implementation.</li><li style="font-size: 12pt;">Good understanding and hands-on experience in lower node technologies. (5nm or below)</li><li style="font-size: 12pt;">Drive the design and implementation of large design blocks from initial concept through to tape-out.</li><li style="font-size: 12pt;">Execute synthesis for high-speed designs and lead the Place and Route processes while meticulously analyzing design results for optimization.</li><li style="font-size: 12pt;">Collaborate closely with cross-functional teams, including RTL/Logic designers, to facilitate seamless integration and problem resolution.</li><li style="font-size: 12pt;">Demonstrate strong problem-solving and work well with cross-functional teams</li><li style="font-size: 12pt;">Good listening, writing, and speaking English</li><li style="font-size: 12pt;">Good communication skills, strong interpersonal skills and flexibility</li><li style="font-size: 12pt;">Dedicated, hardworking and good team player</li><li style="font-size: 12pt;">Familiar with Unix/Linux environment and good at scripts</li></ul>  PREFERRED EXPERIENCE:  <ul style="margin-top: 0in;"><li style="font-size: 12pt;">Hands on experience in place and route flows including multi-voltage designs</li><li style="font-size: 12pt;">Hands on experience in industry standard Place & Route tools such as Fusion Compiler ,  ICC2 and Innovus</li><li style="font-size: 12pt;">Hands on experience with any of synthesis, STA, or physical verification domains</li><li style="font-size: 12pt;">Strong understanding of low-power flows includes UPF concepts, power-gating, isolation, level-shifter, voltage areas, power-state tables,  electrical checks using FM & VSI</li><li style="font-size: 12pt;">Good control over scripting languages like Python, PERL, TCL and strong debug capabilities</li></ul>  ACADEMIC CREDENTIALS:  <ul style="margin-top: 0in;"><li style="font-size: 12pt;">Masters or Bachelor’s degree in Electronics Engineering</li><li style="font-size: 12pt;">8-12 years of experience in Physical Design flow and methodology development on advanced nodes such as 5nm & 3nm</li><li style="font-size: 12pt;">Proficiency in one or more scripting languages namely Tcl, Perl, sed/awk</li><li style="font-size: 12pt;">Strong problem-solving skills and analytical thinking</li><li style="font-size: 12pt;">Team player, good work ethic, and excellent communication skills</li></ul> #LI-PK2

Collected experience requirement

8-12 years