DFX Design - Arch

AMD · Hyderabad

Source and collection record

Last observed by our collector: 9 October 2026 at 12:45 am IST. This is not a manual review or a confirmation from the employer.

Employer requisition: 90401

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Collected minimum qualification: Benefits offered are described:  <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 3 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we’re looking for talent who feel the same: people who want to leave the planet better than they found it, those who don’t shy away from humanity’s challenges but are determined to help solve them. AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you’re designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger — technology that moves the world forward. THE ROLE: As a member of the Computing & Graphics (CG) Framework Architecture team, you will develop and design silicon for client, discrete graphics, and related platforms. In this role, you will work with the lead SoC architect to define future architectures and contribute to product specifications, micro-architecture specifications, performance, and power trade-offs. The role will work from early concept development through the development phases to final production. THE PERSON: In this role, you will collaborate with a network of expert architects and designers around the world where collaboration and communication skills are critical to the success of this role, and excellent organization skills are essential. You will approach sophisticated problems with a firm methodology and problem-solving technique and conduct experiments and analysis to formulate recommendations and next steps for other colleagues and SOC and IP design teams located in across multiple time zones and geographies. You will formally present your findings to co-workers, teams, and customer engineering teams. KEY RESPONSIBILITIES:<ul style="direction: ltr; unicode-bidi: embed; margin-top: 0in; margin-bottom: 0in;" type="disc"><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Develop next-generation SoC debug and observability solutions that enable secure, scalable, and robust silicon bring-up, validation, and post-silicon debug.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Partner with architecture and SoC design teams to define and execute a comprehensive Design-for-Excellence (DFX) strategy spanning debug, test, validation, reliability, and manufacturability.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Collaborate with technology, silicon validation, product engineering, and manufacturing teams to establish DFX architectures that support both functional operating modes and manufacturing test requirements.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Drive cross-functional alignment on DFX requirements, use cases, and end-to-end implementation flows across AMD engineering organizations.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Evaluate and deploy AI-driven methodologies to streamline DFX planning, insertion, verification, coverage analysis, and implementation, improving quality, consistency, and scalability while reducing manual effort and time-to-deployment.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Define metrics, methodologies, and automation frameworks to ensure DFX solutions meet product quality, testability, debug, and production readiness objectives across multiple programs and technology generations.</li></ul> PREFERRED EXPERIENCE:<ul style="direction: ltr; unicode-bidi: embed; margin-top: 0in; margin-bottom: 0in;" type="disc"><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">7+ years of experience in SoC design, DFX architecture, or related silicon development disciplines.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Strong understanding of DFX implementation and integration within complex, large-scale SoC architectures.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Deep knowledge of DFT methodologies and infrastructure, including scan, ATPG, MBIST, JTAG/boundary scan, and advanced debug and test features.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Solid understanding of SoC clocking, reset, power management, and low-power design architectures.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Strong analytical, organizational, and communication skills with the ability to collaborate effectively across diverse engineering teams and disciplines.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Demonstrated ability to decompose complex technical problems, evaluate tradeoffs, and develop solutions from both architectural and implementation perspectives.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Experience applying AI and data-driven techniques to improve engineering productivity, including DFX requirement analysis, insertion planning, verification, coverage assessment, validation, and design quality optimization.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Ability to leverage modern AI-assisted engineering workflows and tools to accelerate debug, reduce manual effort, improve consistency, and enable earlier identification of design and DFX risks.</li></ul> ACADEMIC CREDENTIALS:<ul style="margin: 0px; padding: 0px; font-family: verdana;"><li style="margin: 0px 0px 0px 24px; padding: 0px; font-size: 11pt; font-family: Calibri, Calibri_MSFontService, sans-serif;" data-leveltext="" data-font="Symbol" data-listid="8" data-list-defn-props="{"335552541":1,"335559684":-2,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"hybridMultilevel"}" aria-setsize="-1" data-aria-posinset="1" data-aria-level="1">Bachelors or Masters degree in computer engineering/Electrical Engineering<span style="margin: 0px; padding: 0px; font-size: 12pt; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif; color: #32363a;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}"> </li></ul> <span style="margin: 0px; padding: 0px; font-size: 12pt; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif; color: #32363a;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}">#LI-PM2 Benefits offered are described: <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.

Collected minimum qualification

Benefits offered are described:  <a href="https://www.amd.com/en/corporate/careers/benefits.html" target="_blank" rel="noopener">AMD benefits at a glance</a>. AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law.   We encourage applications from all qualified candidates and will accommodate applicants’ needs under the respective laws throughout all stages of the recruitment and selection process. AMD may use Artificial Intelligence to help screen, assess or select applicants for this position.  AMD’s “Responsible AI Policy” is available <a href="https://www.amd.com/en/legal/responsible-ai-use-policy.html" target="_blank" rel="noopener">here.</a> This posting is for an existing vacancy.

Collected preferred qualification

THE ROLE: As a member of the Computing & Graphics (CG) Framework Architecture team, you will develop and design silicon for client, discrete graphics, and related platforms. In this role, you will work with the lead SoC architect to define future architectures and contribute to product specifications, micro-architecture specifications, performance, and power trade-offs. The role will work from early concept development through the development phases to final production. THE PERSON:  In this role, you will collaborate with a network of expert architects and designers around the world where collaboration and communication skills are critical to the success of this role, and excellent organization skills are essential. You will approach sophisticated problems with a firm methodology and problem-solving technique and conduct experiments and analysis to formulate recommendations and next steps for other colleagues and SOC and IP design teams located in across multiple time zones and geographies. You will formally present your findings to co-workers, teams, and customer engineering teams. KEY RESPONSIBILITIES:<ul style="direction: ltr; unicode-bidi: embed; margin-top: 0in; margin-bottom: 0in;" type="disc"><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Develop next-generation SoC debug and observability solutions that enable secure, scalable, and robust silicon bring-up, validation, and post-silicon debug.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Partner with architecture and SoC design teams to define and execute a comprehensive Design-for-Excellence (DFX) strategy spanning debug, test, validation, reliability, and manufacturability.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Collaborate with technology, silicon validation, product engineering, and manufacturing teams to establish DFX architectures that support both functional operating modes and manufacturing test requirements.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Drive cross-functional alignment on DFX requirements, use cases, and end-to-end implementation flows across AMD engineering organizations.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Evaluate and deploy AI-driven methodologies to streamline DFX planning, insertion, verification, coverage analysis, and implementation, improving quality, consistency, and scalability while reducing manual effort and time-to-deployment.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Define metrics, methodologies, and automation frameworks to ensure DFX solutions meet product quality, testability, debug, and production readiness objectives across multiple programs and technology generations.</li></ul> PREFERRED EXPERIENCE:<ul style="direction: ltr; unicode-bidi: embed; margin-top: 0in; margin-bottom: 0in;" type="disc"><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">7+ years of experience in SoC design, DFX architecture, or related silicon development disciplines.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Strong understanding of DFX implementation and integration within complex, large-scale SoC architectures.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Deep knowledge of DFT methodologies and infrastructure, including scan, ATPG, MBIST, JTAG/boundary scan, and advanced debug and test features.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Solid understanding of SoC clocking, reset, power management, and low-power design architectures.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Strong analytical, organizational, and communication skills with the ability to collaborate effectively across diverse engineering teams and disciplines.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Demonstrated ability to decompose complex technical problems, evaluate tradeoffs, and develop solutions from both architectural and implementation perspectives.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Experience applying AI and data-driven techniques to improve engineering productivity, including DFX requirement analysis, insertion planning, verification, coverage assessment, validation, and design quality optimization.</li><li style="margin-top: 0; margin-bottom: 0; vertical-align: middle;">Ability to leverage modern AI-assisted engineering workflows and tools to accelerate debug, reduce manual effort, improve consistency, and enable earlier identification of design and DFX risks.</li></ul> ACADEMIC CREDENTIALS:<ul style="margin: 0px; padding: 0px; font-family: verdana;"><li style="margin: 0px 0px 0px 24px; padding: 0px; font-size: 11pt; font-family: Calibri, Calibri_MSFontService, sans-serif;" data-leveltext="" data-font="Symbol" data-listid="8" data-list-defn-props="{"335552541":1,"335559684":-2,"335559685":720,"335559991":360,"469769226":"Symbol","469769242":[8226],"469777803":"left","469777804":"","469777815":"hybridMultilevel"}" aria-setsize="-1" data-aria-posinset="1" data-aria-level="1">Bachelors or Masters degree in computer engineering/Electrical Engineering<span style="margin: 0px; padding: 0px; font-size: 12pt; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif; color: #32363a;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}"> </li></ul> <span style="margin: 0px; padding: 0px; font-size: 12pt; font-family: Arial, Arial_EmbeddedFont, Arial_MSFontService, sans-serif; color: #32363a;" data-ccp-props="{"134233117":false,"134233118":false,"201341983":0,"335559738":0,"335559739":0,"335559740":240}">#LI-PM2

Collected experience requirement

7+ years