Staff Engineer Design

Infineon · Bangalore

Source and collection record

Last observed by our collector: 9 October 2026 at 12:49 am IST. This is not a manual review or a confirmation from the employer.

Employer requisition: HRC1611823

Job type and experience labels are automated discovery categories. The employer determines eligibility. Original experience wording was not retained separately; check the current employer page.

How sourcing and classification work · Report a discrepancy

Your application evidence checklist

Mark the statements you can support after reading the employer source. This checklist stays on this page; it does not score your eligibility or submit an application.

Attendance and availability: I checked the employer page for work location, office attendance, start date and duration.Current requisition: I checked the current employer requisition and its application requirements.

0 of 2 checks marked. Keep unresolved requirements as questions for the employer.

Collected role description

Candidate will be leading/involved in planning the modelling of analog /hard IP by means of Verilog and system Verilog. He is also expected to take part of development of modelling support pre-silicon validation. Your Role Key responsibilities in your new role Candidate will be leading/involved in planning the modelling of analog /hard IP by means of Verilog and system Verilog. He is also expected to take part of development of modelling support pre-silicon validation. MUST have: <ul><li>Good understanding of modelling technique for Analog Blocks using Verilog and System Verilog.</li><li>Good exposure on digital verifications,</li><li>Ability to interact and work with team member in multiple geography.</li><li>Good exposure to dotlib generation.</li></ul>Added advantage:<ul><li>Exposure to the MSV simulation flow.</li><li>Basic understanding of analog circuits.</li></ul> Your Profile Qualifications and skills to help you succeed <ul><li>BS/MS in Electrical Engineering</li><li>Bachelor's - 6 to 11 years’ experience, Master’s - 4 to 10 years’ experience.</li><li>Very good knowledge of Verilog/System Verilog and UVM.</li><li>Should be a good mentor and guide for junior engineers in the team.</li><li>Candidate should have worked on AMS/Digital Block Modelling based RNM modelling.</li><li>Exposure to deployment of automation and formal verification methodologies is a plus.</li></ul> Contact: VidhiAshok.Thakkar@infineon.com #WeAreIn for driving decarbonization and digitalization. As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game-changing solutions for green and efficient energy, clean and safe mobility, as well as smart and secure IoT. Together, we drive innovation and customer success, while caring for our people and empowering them to reach ambitious goals. Be a part of making life easier, safer and greener. Are you in? We are on a journey to create the best Infineon for everyone. This means we embrace diversity and inclusion and welcome everyone for who they are. At Infineon, we offer a working environment characterized by trust, openness, respect and tolerance and are committed to give all applicants and employees equal opportunities. We base our recruiting decisions on the applicant´s experience and skills. <a href="https://www.infineon.com/cms/en/about-infineon/company/contacts/">Learn more</a> about our various contact channels. Please let your recruiter know if they need to pay special attention to something in order to enable your participation in the interview process. <a href="https://www.infineon.com/cms/en/careers/diversity-and-inclusion/">Click here</a> for more information about Diversity & Inclusion at Infineon.

Collected experience requirement

6-11 years